LM3S1607 Luminary Micro, Inc, LM3S1607 Datasheet - Page 237

no-image

LM3S1607

Manufacturer Part Number
LM3S1607
Description
Lm3s1607 Arm Microcontroller
Manufacturer
Luminary Micro, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LM3S1607
Manufacturer:
DSP
Quantity:
319
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
Texas Instruments
Quantity:
135
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
TI
Quantity:
513
Part Number:
LM3S1607-IQR50-A0
Manufacturer:
TI/德州仪器
Quantity:
20 000
Company:
Part Number:
LM3S1607-IQR50-A0
Quantity:
1 200
Part Number:
LM3S1607-IQR50-A0T
Manufacturer:
TexasInstrum
Quantity:
1 770
Part Number:
LM3S1607-IQR50-A0T
Manufacturer:
Texas Instruments
Quantity:
10 000
10
10.1
June 02, 2008
General-Purpose Input/Outputs (GPIOs)
The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual
GPIO port (Port A, Port B, Port C, Port D, and Port E, ). The GPIO module supports 0-33
programmable input/output pins, depending on the peripherals being used.
The GPIO module has the following features:
Functional Description
Important:
Each GPIO port is a separate hardware instantiation of the same physical block(see Figure
10-1 on page 238 and Figure 10-2 on page 239). The LM3S1607 microcontroller contains five ports
and thus five of these physical GPIO blocks.
Two means of port access: either high speed (for single-cyle writes), or legacy for
backwards-compatibility with existing code
Programmable control for GPIO interrupts
5-V-tolerant input/outputs
Bit masking in both read and write operations through address lines
Pins configured as digital inputs are Schmitt-triggered.
Programmable control for GPIO pad configuration:
Interrupt generation masking
Edge-triggered on rising, falling, or both
Level-sensitive on High or Low values
Weak pull-up or pull-down resistors
2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured
with an 18-mA pad drive for high-current applications
Slew rate control for the 8-mA drive
Open drain enables
Digital input enables
All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0,
and GPIOPUR=0), with the exception of the four JTAG/SWD pins (PC[3:0]). The
JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1
and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins
back to their default state.
Preliminary
LM3S1607 Microcontroller
237

Related parts for LM3S1607