74LVC374ATTR STMicroelectronics, 74LVC374ATTR Datasheet

IC FLIP FLOP OCTAL D 20-TSSOP

74LVC374ATTR

Manufacturer Part Number
74LVC374ATTR
Description
IC FLIP FLOP OCTAL D 20-TSSOP
Manufacturer
STMicroelectronics
Series
74LVCr
Type
D-Type Busr
Datasheet

Specifications of 74LVC374ATTR

Function
Standard
Output Type
Tri-State Non Inverted
Number Of Elements
1
Number Of Bits Per Element
8
Delay Time - Propagation
1ns
Trigger Type
Positive Edge
Current - Output High, Low
24mA, 24mA
Voltage - Supply
1.65 V ~ 3.6 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
20-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Frequency - Clock
-
Other names
497-7107-2
74LVC374ATTR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LVC374ATTR
Manufacturer:
ST
0
DESCRIPTION
The 74LVC374A is an advanced high-speed
CMOS OCTAL D-TYPE FLIP FLOP with 3 STATE
OUTPUTS NON INVERTING fabricated with
sub-micron silicon gate and double-layer metal
wiring C
These 8 bit D-Type latch are controlled by a clock
input (CK) and an output enable input (OE).
On the positive transition of the clock, the Q
outputs will be set to the logic state that were
setup at the D inputs.
Figure 1: Pin Connection And IEC Logic Symbols
July 2004
5V TOLERANT INPUTS
HIGH SPEED: t
POWER DOWN PROTECTION ON INPUTS
AND OUTPUTS
SYMMETRICAL OUTPUT IMPEDANCE:
|I
PCI BUS LEVELS GUARANTEED AT 24 mA
BALANCED PROPAGATION DELAYS:
t
OPERATING VOLTAGE RANGE:
V
Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 374
LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
PLH
OH
CC
| = I
(OPR) = 1.65V to 3.6V (1.2V Data
2
MOS technology.
t
PHL
OL
= 24mA (MIN) at V
PD
= 6.8ns (MAX.) at V
CC
= 3V
CC
= 3V
Table 1: Order Codes
While the (OE) input is low, the 8 outputs will be in
a normal logic state (high or low logic level) and
while high level the outputs will be in a high
impedance state.
The Output control does not affect the internal
operation of flip flops; that is, the old data can be
retained or the new data can be entered even
while the outputs are off. Power down protection is
provided on all inputs and 0 to 7V can be accepted
on inputs with no regard to the supply voltage.
This device can be used to interface 5V to 3V.
All inputs and outputs are equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
OCTAL D-TYPE FLIP-FLOP
PACKAGE
TSSOP
SOP
HIGH PERFORMANCE
SOP
74LVC374A
Rev. 2
74LVC374AMTR
74LVC374ATTR
TSSOP
T & R
1/14

Related parts for 74LVC374ATTR

74LVC374ATTR Summary of contents

Page 1

... This device can be used to interface 5V to 3V. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. 74LVC374A HIGH PERFORMANCE SOP TSSOP PACKAGE T & R SOP 74LVC374AMTR TSSOP 74LVC374ATTR Rev. 2 1/14 ...

Page 2

Figure 2: Input And Output Equivalent Circuit Table 2: Pin Description PIN N° 12, 15, 16, 13, 14, 17 Table 3: Truth Table ...

Page 3

Table 4: Absolute Maximum Ratings Symbol V Supply Voltage Input Voltage Output Voltage ( Output Voltage (High or Low State) (note Input Diode Current ...

Page 4

Table 6: DC Specifications Symbol Parameter V High Level Input IH Voltage V Low Level Input IL Voltage V High Level Output OH Voltage V Low Level Output OL Voltage I Input Leakage I Current I Power Off Leakage ...

Page 5

Table 8: AC Electrical Characteristics Symbol Parameter t t Propagation Delay PLH PHL Time Propagation Delay PLH PHL Time Output Enable Time 1.65 to 1.95 PZL PZH t t Output ...

Page 6

Figure 3: Test Circuit pulse generator (typically OUT Table 10: Test Circuit And Waveform Symbol Value Symbol 1.65 to 1.95V C 30pF 1000 ...

Page 7

Figure 4: Waveform - Propagation Delay, Setup And Hold Times (f=1MHz; 50% duty cycle) Figure 5: Waveform - Output Enable And Disable Times (f=1MHz; 50% duty cycle) 74LVC374A 7/14 ...

Page 8

Figure 6: Waveform - Propagation Delay Time (f=1MHz; 50% duty cycle) 8/14 ...

Page 9

SO-20 MECHANICAL DATA DIM. MIN. A 2.35 A1 0.1 B 0.33 C 0.23 D 12. 10.00 h 0.25 L 0.4 k 0° ddd mm. TYP MAX. 2.65 0.093 0.30 0.004 0.51 0.013 0.32 0.009 13.00 0.496 ...

Page 10

DIM. MIN 0.05 A2 0.8 b 0.19 c 0.09 D 6.4 E 6 0˚ PIN 1 IDENTIFICATION 1 10/14 TSSOP20 MECHANICAL DATA mm. TYP MAX. 1.2 0.15 ...

Page 11

Tape & Reel SO-20 MECHANICAL DATA DIM. MIN 12 10.8 Bo 13.2 Ko 3.1 Po 3.9 P 11.9 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 30.4 11 0.425 13.4 0.520 3.3 ...

Page 12

Tape & Reel TSSOP20 MECHANICAL DATA DIM. MIN 12 6.8 Bo 6.9 Ko 1.7 Po 3.9 P 11.9 12/14 mm. TYP MAX. 330 13.2 0.504 0.795 2.362 22.4 7 0.268 7.1 ...

Page 13

Table 11: Revision History Date Revision 21-May-2004 1 26-Jul-2004 2 Description of Changes First Release. Ordering Codes Revision - pag. 1. 74LVC374A 13/14 ...

Page 14

... No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics ...

Related keywords