LT1468 Linear Technology, LT1468 Datasheet - Page 9

no-image

LT1468

Manufacturer Part Number
LT1468
Description
90MHz/ 22V/us 16-Bit Accurate Operational Amplifier
Manufacturer
Linear Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LT1468ACDD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT1468ACDD#PBF
Manufacturer:
LT
Quantity:
3 238
Part Number:
LT1468ACDD#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT1468ACDD-2
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT1468AIDD
Manufacturer:
LT
Quantity:
10 000
Part Number:
LT1468AIDD#PBF
Manufacturer:
LT
Quantity:
3 238
Part Number:
LT1468AIDD#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT1468AIDD-2#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT1468CDD#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT1468CDD-2#TRPBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LT1468CS8
Manufacturer:
LT
Quantity:
1 000
APPLICATIONS
The LT1468 may be inserted directly into many opera-
tional amplifier applications improving both DC and AC
performance, provided that the nulling circuitry is re-
moved. The suggested nulling circuit for the LT1468 is
shown below.
Layout and Passive Components
The LT1468 requires attention to detail in board layout in
order to maximize DC and AC performance. For best AC
results (for example fast settling time) use a ground plane,
short lead lengths, and RF-quality bypass capacitors
(0.01 F to 0.1 F) in parallel with low ESR bypass capaci-
tors (1 F to 10 F tantalum). For best DC performance, use
“star” grounding techniques, equalize input trace lengths
and minimize leakage (i.e., 1.5G of leakage between an
input and a 15V supply will generate 10nA—equal to the
maximum I
Board leakage can be minimized by encircling the input
circuitry with a guard ring operated at a potential close to
that of the inputs. For inverting configurations tie the ring
to ground, in noninverting connections tie the ring to the
inverting input (note the input capacitance will increase
which may require a compensating capacitor as discussed
below.)
Microvolt level error voltages can also be generated in the
external circuitry. Thermocouple effects caused by tem-
perature gradients across dissimilar metals at the con-
tacts to the inputs can exceed the inherent drift of the
amplifier. Air currents over device leads should be mini-
mized, package leads should be short, and the two input
leads should be as close together as possible and main-
tained at the same temperature.
Make no connection to Pin 8. This pin is used for factory
trim of the inverting input current.
B
3
2
specification.)
+
1
LT1468
5
100k
U
Offset Nulling
V
V
+
7 6
4
INFORMATION
U
0.1 F
0.1 F
W
1468 AI01
2.2 F
2.2 F
U
The parallel combination of the feedback resistor and gain
setting resistor on the inverting input can combine with
the input capacitance to form a pole that can cause peaking
or even oscillations. For feedback resistors greater than
2k, a feedback capacitor of the value:
should be used to cancel the input pole and optimize dy-
namic performance. For applications where the DC noise
gain is one, and a large feedback resistor is used, C
be greater than or equal to C
I-to-V converter as shown on the front page of this data
sheet where the DAC can have many tens of pF of output
capacitance. Another example would be a gain of
–1 with 5k resistors; a 5pF to 10pF capacitor should be
added across the feedback resistor. The frequency response
in a gain of –1 is shown in the Typical Performance curves
with 2k and 5.1k resistors with a 5pF feedback capacitor.
Input Considerations
Each input of the LT1468 is protected with a 100 series
resistor and back-to-back diodes across the bases of the
input devices. If the inputs can be pulled apart, the input
current should be limited to less than 10mA with an
external series resistor. Each input also has two ESD
clamp diodes—one to each supply. If an input is driven
above the supply, limit the current with an external resistor
to less than 10mA.
The LT1468 employs bias current cancellation at the
inputs. The inverting input current is trimmed at zero
common mode voltage to minimize errors in inverting
applications such as I-to-V converters. The noninverting
input current is not trimmed and has a wider variation and
therefore a larger maximum value. As the input offset
C
F
> (R
G
)(C
R
G
IN
/R
Nulling Input Capacitance
F
C
)
V
IN
IN
+
IN
LT1468
. An example would be a DAC
R
C
F
F
1468 AI02
LT1468
V
OUT
F
should
9

Related parts for LT1468