LTC2635 Linear Technology, LTC2635 Datasheet - Page 22

no-image

LTC2635

Manufacturer Part Number
LTC2635
Description
Quad 10-Bit I2C VOUT DACs
Manufacturer
Linear Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LTC2635CMSE-HMI10
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2635CMSE-HMI10#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2635CMSE-HMI12
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2635CMSE-HMI12#PB
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2635CMSE-HMI12#PBF
Manufacturer:
Linear Technology
Quantity:
135
Part Number:
LTC2635CMSE-HMI12#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2635CMSE-HMI8
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2635CMSE-HZ10
Manufacturer:
LT
Quantity:
10 000
Part Number:
LTC2635CMSE-HZ12#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
Part Number:
LTC2635CMSE-HZ8#PBF
Manufacturer:
LINEAR/凌特
Quantity:
20 000
www.DataSheet4U.com
Acknowledge
The Acknowledge (ACK) signal is used for handshaking
between the master and the slave. An ACK (active LOW)
generated by the slave lets the master know that the lat-
est byte of information was properly received. The ACK
related clock pulse is generated by the master. The master
releases the SDA line (HIGH) during the ACK clock pulse.
The slave-receiver must pull down the SDA bus line dur-
ing the ACK clock pulse so that it remains a stable LOW
during the HIGH period of this clock pulse. The LTC2635
responds to a write by a master in this manner but does
not acknowledge a read operation; in that case, SDA is
retained HIGH during the period of the ACK clock pulse.
Chip Address
The state of pins CA0, CA1 and CA2 (CA1 and CA2 are
only available on the QFN package) determines the slave
address of the part. These pins can be each set to any
one of three states: V
(QFN Package) or 3 (MSOP Package) selectable addresses
for the part. The slave address assignments are shown
in Tables 1 and 2.
In addition to the address selected by the address pins,
the part also responds to a global address. This address
allows a common write to all LTC2635 parts to be ac-
complished using one 3-byte write transaction on the
I
1 and 2, is a 7-bit hardwired address not selectable by
CA0, CA1 or CA2. If another address is required, please
consult the factory.
The maximum capacitive load allowed on the address pins
(CA0, CA1 and CA2) is 10pF, as these pins are driven during
address detection to determine if they are fl oating.
LTC2635
OPERATION
22
2
C bus. The global address, listed at the end of Tables
CC
, GND or fl oat. This results in 27
Table 1. Slave Address Map (QFN Package)
CA2
GND
GND
GND
GND
GND
GND
GND
GND
GND
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
V
V
V
V
V
V
V
V
V
Table 2. Slave Address Map (MSOP Package)
GLOBAL ADDRESS
CC
CC
CC
CC
CC
CC
CC
CC
CC
GLOBAL ADDRESS
FLOAT
GND
CA0
V
FLOAT
FLOAT FLOAT
FLOAT
FLOAT
FLOAT FLOAT
FLOAT
FLOAT
FLOAT FLOAT
FLOAT
CC
GND
GND
GND
GND
GND
GND
GND
GND
GND
CA1
V
V
V
V
V
V
V
V
V
CC
CC
CC
CC
CC
CC
CC
CC
CC
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
FLOAT
GND
GND
GND
GND
GND
GND
GND
GND
GND
CA0
V
V
V
V
V
V
V
V
V
CC
CC
CC
CC
CC
CC
CC
CC
CC
A6
0
0
0
1
A6
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
A5
0
0
0
1
A5
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
A4
1
1
1
1
A4
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
A3
0
0
0
0
A3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
A2
0
0
0
0
A2
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
A1
0
0
1
1
A1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
A0
A0
0
1
0
1
2635f
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1

Related parts for LTC2635