MX25L4005 Macronix International, MX25L4005 Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
MX25L4005
Manufacturer Part Number
MX25L4005
Description
4M-BIT [x 1] CMOS SERIAL FLASH
Manufacturer
Macronix International
Datasheet
1.MX25L4005.pdf
(41 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MX25L4005AM2C-12G
Manufacturer:
SGMC
Quantity:
21 000
Part Number:
MX25L4005AM2C-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
MX25L4005AMC
Manufacturer:
KOA
Quantity:
10 122
Part Number:
MX25L4005AMC-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX25L4005AMC-15G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Part Number:
MX25L4005AMI-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
Company:
Part Number:
MX25L4005APC-12G
Manufacturer:
MXIC
Quantity:
13 380
Company:
Part Number:
MX25L4005CM2I-12G
Manufacturer:
Macronix
Quantity:
1 622
Part Number:
MX25L4005CM2I-12G
Manufacturer:
MXIC/旺宏
Quantity:
20 000
www.DataSheet4U.com
(6) Read Data Bytes (READ)
The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling
edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically
increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single
READ instruction. The address counter rolls over to 0 when the highest address has been reached.
The sequence of issuing READ instruction is: CS# goes low-> sending READ instruction code-> 3-byte address on SI
-> data out on SO-> to end READ operation can use CS# to high at any time during data out. (see Figure. 16)
(7) Read Data Bytes at Higher Speed (FAST_READ)
The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of
each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location.
The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory
can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has
been reached.
The sequence of issuing FAST_READ instruction is: CS# goes low-> sending FAST_READ instruction code-> 3-byte
address on SI-> 1-dummy byte address on SI->data out on SO-> to end FAST_READ operation can use CS# to high at
any time during data out. (see Figure. 17)
While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact
on the Program/Erase/Write Status Register current cycle.
(8) Sector Erase (SE)
The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". A Write Enable (WREN) instruction
must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector
(see table 3) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the
latest eighth of address byte been latched-in); otherwise, the instruction will be rejected and not executed.
Address bits [Am-A12] (Am is the most significant address) select the sector address.
The sequence of issuing SE instruction is: CS# goes low -> sending SE instruction code-> 3-byte address on SI -> CS#
goes high. (see Figure 19)
Note: If SRWD bit=1 but WP# is low, it is impossible to write the Status Register even if the WEL bit has previously been
set. It is rejected to write the Status Register and not be executed.
Hardware Protected Mode (HPM):
-
Note: to exit the hardware protected mode requires WP# driving high once the hardware protected mode is entered. If the
WP# pin is permanently connected to high, the hardware protected mode can never be entered; only can use software
protected mode via BP2, BP1, BP0.
P/N: PM1236
When SRWD bit=1, and then WP# is low (or WP# is low before SRWD bit=1), it enters the hardware protected mode
(HPM). The data of the protected area is protected by software protected mode by BP2, BP1, BP0 and hardware
protected mode by the WP# to against data modification.
13
MX25L4005
REV. 1.1, SEP. 30, 2005