cy2dp3120 Cypress Semiconductor Corporation., cy2dp3120 Datasheet
cy2dp3120
Related parts for cy2dp3120
cy2dp3120 Summary of contents
Page 1
... The device features two differential input paths that are multi- plexed internally. This mux is controlled by the CLK_SEL pin. The CY2DP3120 may function not only as a differential clock buffer but also as a signal-level translator and fanout on ECL/PECL signal to twenty ECL/PECL differential loads. An external bias pin, VBB, is provided for this purpose ...
Page 2
... CLKB, CLKB# input pair is active. CLKB can be driven with HSTL-compatible signals with respective power configurations Governing Agencies The following agencies provide specifications that apply to the CY2DP3120. The agency name and relevant specification is listed below in Table 2. Table 2. Agency Name JEDEC JESD 020B (MSL) JESD 51 (Theta JA) JESD 8– ...
Page 3
... V (AC) impacts the device propagation delay, device and part-to-part skew. Refer to Fig DIF =(V -V )/50; I =(V -V OHMIN OHMIN TT OHMAX OHMAX TT CC FastEdge™ Series CY2DP3120 Min. Max. –0.3 4.6 -4.6 0.3 –65 +150 150 2000 3 50 Min. Max. |200| 100 –40 ...
Page 4
... MHz , See Figure 3 [13] 660 MHz [14] [13] 660 MHz [13] 660 MHz , See Figure 3 660 MHz 50% duty cycle Differential 20% to 80% – PLH PHL FastEdge™ Series CY2DP3120 Min. Max. Unit –2.625 –2.375 V –3.465 –3.135 –1.25 –0.7 V – ...
Page 5
... > Figure 3. ECL/LVPECL Output output pulse skew (|t PD PLH FastEdge™ Series CY2DP3120 |), and output-to-output skew (t ...
Page 6
... Document #: 38-07514 Rev.* Figure 5. CY2DP3120 AC Test Reference " " " " ...
Page 7
... Package Type 52-pin TQFP 52-pin TQFP – Tape and Reel 52-pin TQFP - Lead Free 52-pin TQFP – Tape and Reel - Lead Free FastEdge™ Series CY2DP3120 ...
Page 8
... The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges. FastEdge™ Series CY2DP3120 51-85131-** Page ...
Page 9
... Document History Page Document Title: CY2DP3120 FastEdge™ Series 1:20 Differential Clock/Data Fanout Buffer Document Number: 38-07514 REV. ECN NO. Issue Date ** 122438 12/05/02 *A 125457 04/17/03 *B 229391 See ECN *C 247606 See ECN Document #: 38-07514 Rev.*C Orig. of Change RGL New data sheet RGL Corrected typo Q14 pin 44 in the pin configuration diagram Changed pin #s 1,14,27 and 40 from VCC to VCCO Changed title to FastEdge™ ...