ds2502pt-r Maxim Integrated Products, Inc., ds2502pt-r Datasheet

no-image

ds2502pt-r

Manufacturer Part Number
ds2502pt-r
Description
Ds2502 1kb Add-only Memory
Manufacturer
Maxim Integrated Products, Inc.
Datasheet
www.maxim-ic.com
10/21/
FEATURES
1024 bits Electrically Programmable Read
Only Memory (EPROM) communicates with
the economy of one signal plus ground
Unique, factory-lasered and tested 64-bit
registration number (8-bit family code + 48-
bit serial number + 8-bit CRC tester) assures
absolute traceability because no two parts are
alike
Built-in multidrop controller ensures
compatibility with other MicroLAN products
EPROM partitioned into four 256-bit pages
for randomly accessing packetized data
Each memory page can be permanently
write-protected to prevent tampering
Device is an “add only” memory where
additional data can be programmed into
EPROM without disturbing existing data
Architecture allows software to patch data by
superseding an old page in favor of a newly
programmed page
Reduces control, address, data, power, and
programming signals to a single data pin
Directly connects to a single port pin of a
microprocessor and communicates at up to
16.3 kbits per second
8-bit family code specifies DS2502
communications requirements to reader
Presence detector acknowledges when the
reader first applies voltage
Low cost TO-92 or 8-pin SO, SOT-23 (3-
pin), TSOC and flip chip surface mount
package
Reads over a wide voltage range of 2.8V to
6.0V from -40°C to +85°C; programs at
11.5V to 12.0V from -40°C to +50°C
1 of 22
PIN ASSIGNMENT
BOTTOM VIEW
1 kbit Add-Only Memory
See
1
09rrd
56-G7010-001
1
TO-92
DS2502
2 3
2
for package outline.
DATA
GND
DATA
8-PIN SO (150 MIL)
GND
NC
NC
NC
Flip Chip, Top View
with Laser Mark,
Contacts Not Visible.
“rrd” = Revision/Date
1 = DATA
2 = GND
TSOC PACKAGE
1 = DATA; 2, 3 = GND
“rr” = Revision
SOT-23 Package
TOP VIEW
1
2
3
4
09rr
1
2
3
Top View
1
DS2502
6
5
4
8
7
6
5
3
032307
NC
NC
NC
2
NC
NC
NC
NC

Related parts for ds2502pt-r

ds2502pt-r Summary of contents

Page 1

FEATURES 1024 bits Electrically Programmable Read Only Memory (EPROM) communicates with the economy of one signal plus ground Unique, factory-lasered and tested 64-bit registration number (8-bit family code + 48- bit serial number + 8-bit CRC tester) assures ...

Page 2

ORDERING INFORMATION Standard Lead-Free DS2502 DS2502+ DS2502/T&R DS2502+T&R DS2502R/T&R DS2502R+T&R DS2502P DS2502P+ DS2502P/T&R DS2502P+T&R DS2502S DS2502S+ DS2502S/T&R DS2502S+T&R DS2502X1 + Indicates lead-free compliance. DESCRIPTION The DS2502 1 kbit Add-Only Memory identifies and stores relevant information about the product to which ...

Page 3

The protocol required for these ROM Function Commands is described in Figure 9. After a ROM Function Command is successfully ...

Page 4

HIERARCHICAL STRUCTURE FOR 1-Wire PROTOCOL Figure 2 64-BIT LASERED ROM Figure 3 8–Bit CRC Code MSB 1-Wire CRC GENERATOR Figure 4 48–Bit Serial Number LSB MSB 8–Bit Family Code (09h) LSB MSB LSB ...

Page 5

EPROM The memory map in Figure 5 shows the 1024-bit EPROM section of the DS2502 which is configured as four pages of 32 bytes each. The 8-bit scratchpad is an additional register that acts as a buffer when programming ...

Page 6

Writing data involves not only issuing the correct command sequence by also providing a 12- volt programming voltage at the appropriate times. To execute a write sequence, a byte of data is first loaded into the scratchpad and ...

Page 7

MEMORY FUNCTION FLOW CHART Figure ...

Page 8

MEMORY FUNCTION FLOW CHART Figure 6 (cont’d) LEGEND: DECISION MADE BY THE MASTER DECISION MADE BYDS2502 ...

Page 9

MEMORY FUNCTION FLOW CHART Figure 6 (cont’ ...

Page 10

READ MEMORY [F0H] The Read Memory command is used to read data from the 1024-bit EPROM data field. The bus master follows the command byte with a 2-byte address (TA1=(T7:T0), TA2=(T15:T8)) that indicates a starting byte location within the data ...

Page 11

CRC that is the result of shifting into the CRC generator all of the data bytes from the initial starting byte to the last byte of the current page. Once the ...

Page 12

CRC generator as a starting value. The bus master will issue the next byte of data using eight write time slots. As the DS2502 receives this ...

Page 13

DS2502 will automatically increment its address counter to select the next byte in the EPROM Status data field. The least significant byte of ...

Page 14

A multidrop bus consists of a 1-Wire bus with multiple slaves attached. At regular speed the 1-Wire bus has a maximum data rate of 16.3 kbits per second. If the bus master is also required to perform programming of the ...

Page 15

DS2502 EQUIVALENT CIRCUIT Figure 7 BUS MASTER CIRCUIT Figure ...

Page 16

ROM FUNCTIONS FLOW CHART Figure ...

Page 17

Skip ROM [CCH] This command can save time in a single-drop bus system by allowing the bus master to access the memory functions without providing the 64-bit ROM code. If more than one slave is present on the bus and ...

Page 18

CRC GENERATION The DS2502 has an 8-bit CRC stored in the most significant byte of the 64-bit ROM. The bus master can compute a CRC value from the first 56 bits of the 64-bit ROM and compare it to the ...

Page 19

READ/WRITE TIMING DIAGRAM Figure 11 Write-one Time Slot Write-zero Time Slot Read-data Time Slot RESISTOR MASTER DS2502 DS2502 SAMPLING WINDOW 60 μs ≤ t < 120 μs SLOT 1 μs ≤ t < 15 μs LOW1 1 μs ≤ t ...

Page 20

PROGRAM PULSE TIMING DIAGRAM Figure ...

Page 21

ABSOLUTE MAXIMUM RATINGS* Voltage on any Pin Relative to Ground Operating Temperature Storage Temperature Soldering Temperature * This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the ...

Page 22

NOTES: 1. All voltages are referenced to ground external pullup voltage. PUP 3. Input load is to ground additional reset or communication sequence cannot begin until the reset high time has expired. 5. Read data ...

Related keywords