sm59264 SyncMOS Technologies,Inc, sm59264 Datasheet
sm59264
Available stocks
Related parts for sm59264
sm59264 Summary of contents
Page 1
... SM59264C25, 25MHz 128KB internal flash MCU SM59264C40, 40MHz 128KB internal flash MCU Description The SM59264 series product is an 8-bit single chip micro controller with 128KB on-chip flash which including 64KB program flash & 64KB data flash and 1K byte RAM embedded. It has In-System Programming (ISP) function and is a derivative of the 8052 micro controller family ...
Page 2
... RESET RXD/P3.0 TXD/P3.1 INT0/P3.2 INT1/P3.3 T0/P3.4 T1/P3.5 WR/P3.6 RD/P3.7 XTAL2 XTAL1 VSS Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded ...
Page 3
... SPWM3/P1.5 SCL/P1.6 SDA/P1.7 RESET RXD/P3.0 P4.3 TXD/P3.1 INT0/P3.2 INT1/P3.3 T0/P3.4 T1/P3.5 Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded ...
Page 4
... VDD 39 P4.2 40 T2/P1.0 41 T2EX/P1.1 42 SPWM0/P1.2 43 SPWM1/P1.3 44 SPWM2/P1.4 Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 8-Bits Micro-controller with 128KB flash & 1KB RAM & TWSI & SPWM embedded 22 P2.4/A12 21 P2.3/A11 20 P2.2/A10 19 P2.1/A9 18 P2.0/A8 17 P4.0 16 ...
Page 5
... SyncMOS Technologies International, Inc. Block Diagram Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 8-Bits Micro-controller with 128KB flash & 1KB RAM & TWSI & SPWM embedded 5 SM59264 05/2009 ...
Page 6
... Special Function Register (SFR) Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded Symbol Active I/O P1.0/T2 i/o i/o P1.2 i/o i/o i/o i/o P1.6/SCL ...
Page 7
... SyncMOS Technologies International, Inc. The address $80 to $FF can be accessed by direct addressing mode only. Address $80 to $FF is SFR area. The following table lists the SFRs which are identical to general 8052, as well as SM59264 Extension SFRs. Special Function Register (SFR) Memory Map $F8 $F0 B $E8 ...
Page 8
... SM59264 proprietary external RAM structure. 1.1 Program Memory The SM59264 has 64K byte on-chip flash memory which used as general program memory, on which include byte specific ISP service program memory space. The address range for the 64K byte is $0000 to $FFFF. The address range for the ISP service program is $F000 to $FFFF ...
Page 9
... ROM flash. 1.2 Data Memory The SM59264 has 1K bytes on-chip RAM, 256 bytes of it are the same as general 8052 internal memory structure while the expanded 768 bytes on-chip RAM can be accessed by external memory addressing method (by instruction MOVX ‘Bank mapping direct addressing mode’ as described in page 9. The SM59264 also has 64K bytes data flash embedded in ...
Page 10
... Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded address of MOVX below 768 external memory internal RAM internal data flash ...
Page 11
... Address $80 to $FF is data area. 1.3 Data Flash - ($0000 to $FFFF) SM59264 has 64K byte on-chip data flash embedded. The 64KB on-chip data flash can be read by direct external addressing mode (by MOVX instruction) which means user does not need to care about 17th flash address bit (FA16). ...
Page 12
... Second Data Pointer Register - RCON ($85) and MOVX @Ri, i=1,2 with read function Using RCON register with MOVX @Ri, i=0,1 instruction enables SM59264 has second Data Pointer Register (DPTR) with read function only. The content of RCON register determines high byte address of 64KB data flash while content of MOVX@Ri instruction determines low byte address ...
Page 13
... The port 4 used as GPIO will has the same function as port 1, 2 and 3. 2. Port 4 for PLCC or QFP package: Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 13 ...
Page 14
... SM59264. For example, if user utilize UART interface to receive/transmit data between SM59264 and host device, the ISP service program should include baud rate, checksum or parity check or any error-checking mechanism to avoid data transmission error. The ISP service program can be initiated under SM59264 active or idle mode. It can not be initiated under power down mode. 3.2 Lock Bit (N) The Lock Bit N has two functions: one is for service program size configuration and the other is to lock the ISP service program space from flash erase function ...
Page 15
... Enters ISP service program by hardware setting: User can initiate general 8052 UART function to initiate the ISP service program. After ISP service program executed, user need to reset the SM59264, either by hardware reset or by WDT, or jump to the address $0000 to re-start the firmware program. ...
Page 16
... ISP service program space address, the flash program/page erase of ISP function executed thereafter will have no effect. ISP Registers - Flash Data Register (ISPFD, $F6) Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded Unused Unused ...
Page 17
... Any attempt to set START bit will not be allowed without the procedure above. After START bit set to 1 then the SM59264 hardware circuit will latch flash address and data bus and hold the program counter until the START bit reset to 0 when ISP function finished. The program counter (PC) will point to next instruction after START bit reset to 0 ...
Page 18
... To perform the chip erase ISP function, SM59264 will erase all the flash program memory and data flash memory except the ISP service program space if lock bit N been configured. Also, SM59264 will un-protect the flash memory automatically ...
Page 19
... Watch Dog Timer Register - System Control Register (SCONF, $BF) bit-7 WDR Unused Read / Write: R/W Reset value: 0 Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded Reserve Clear Unused - R ...
Page 20
... User should check WDR bit whenever un-predicted reset happened 5. Reduce EMI Function The SM59264 allows user to reduce the EMI emission by setting 1 to the bit 0 (ALEI) of SCONF register. This function will inhibit the clock signal in Fosc/6Hz output to the ALE pin. 6. Specific Pulse Width Modulation (SPWM) The Specific Pulse Width Modulation (SPWM) module contains 1 kind of PWM sub module: SPWM (Specific PWM) ...
Page 21
... Example of SPWM timing diagram: MOV SPWMD0 , #83H MOV P1CON , #08H Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded SPWM clock, Fosc=20MHz 2 ...
Page 22
... SPWM output cycle frame frequency = (20MHz/2^4)/32=39.1KHz 7. TWSI Interface (Two Wire Serial Interface) Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 22 ...
Page 23
... IADR register. But if the TFIF flag is set when transmit fail occurs on the Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded ...
Page 24
... The serial clock frequency is equal to the external clock divided by the certain divider. These bits are cleared upon reset. Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded TWSIA.5 TWSIA ...
Page 25
... When it is zero, the module is in master transmit mode. Reset clears this bit. TWSI Transmit Data Buffer (TWSITxD, $C4) Bit-7 Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 0:0:0 0:0:1 0:1:0 ...
Page 26
... TWSIIF will be set to 1. After TWSI interrupt subroutine (vector) been executed, TWSIIF will be cleared to 0. Interrupt Priority I Register (IP1, $B9) Bit-7 Read Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded TWSITxD.5 TWSITxD.4 TWSITxD TWSIRD ...
Page 27
... Stop condition detected, the module will be hanged up. Operating Conditions Symbol Description TA Operating temperature Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded ...
Page 28
... CL for Port 0, ALE and PSEN Outputs=150pF; CL for all Other Output=80pF) Symbol Parameter Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 4.5 5.0 3 ...
Page 29
... T CHCX clock high time T, TCLCL clock period ISP Test Conditions (40 MHZ, typical operating conditions, valid for SM59264 series) Symbol Chip erase Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded Min ...
Page 30
... User should check with the crystal or ceramic resonator manufacture for appropriate value of external components. Please see SM59264 application note for details . Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & ...
Page 31
... SyncMOS Technologies International, Inc. Data Memory Read Cycle Timing Program Memory Read Cycle Timing Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 31 SM59264 ...
Page 32
... SyncMOS Technologies International, Inc. Data Memory Write Cycle Timing I/O Ports Timing Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 32 SM59264 8-Bits Micro-controller ...
Page 33
... Timing Critical, Requirement of External Clock Tm.I External Program Memory Read Cycle Tm.II External Data Memory Read Cycle Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded (Vss=0.0V is assumed) 33 ...
Page 34
... SyncMOS Technologies International, Inc. Tm.III External Data Memory Write Cycle Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded 34 SM59264 8-Bits Micro-controller ...
Page 35
... ChangXing road , TianHe district , GuangZhou. Web site: http://www.top2048.com/ Specifications subject to change without notice contact your sales representatives for the most recent information. ISSFD-M012 Ver B SM59264 with 128KB flash & 1KB RAM & TWSI & SPWM embedded MCU writer list Contact info Tel:02-22182325 ...