isl54105a Intersil Corporation, isl54105a Datasheet
isl54105a
Available stocks
Related parts for isl54105a
isl54105a Summary of contents
Page 1
... TMDS clock signal, creating an extremely clean, low-jitter DVI/HDMI signal that can be easily decoded by any TMDS receiver. The ISL54105A can be used as a cable extender, to clean up a noisy/jittery TMDS source provide a very stable TMDS signal to a finicky DVI or HDMI receiver. Block Diagram ...
Page 2
... Internal Pull-Up Resistance PU R Internal Pull-Down Resistance PD C Input Capacitance IN 2 ISL54105A ISL54105A Thermal Information Thermal Resistance (Typical, Note 1) +0.3V QFN Package Maximum Biased Junction Temperature . . . . . . . . . . . . . . . . +125°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-Free Reflow Profile .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0° ...
Page 3
... Operation up to 165MHz is guaranteed. While many parts will typically operate up to 225MHz, operation above 165MHz is not guaranteed SCL t SU:STA t HD:STA SDA IN SDA OUT 3 ISL54105A ISL54105A = 3.3V, pixel rate = 165MHz COMMENT Inputs driven by 165Mpixel/s TMDS signals. Default register settings All available inputs driven by 165Mpixel/s TMDS signals HIGH ...
Page 4
... ISL54105A Pin Configuration RES_TERM RES_BIAS RXC- 12 RXC RX0- 16 RX0 RESET ISL54105A ...
Page 5
... Ground return for the entire chip. The thermal pad must have a low impedance connection to GND for the ISL54105A to function at all. The lower electrical impedance, the better the ground, and the better the performance. A low thermal impedance between the thermal pad and the GND plane of the PCB will dissipate the heat from the package more efficiently as well and is recommended ...
Page 6
... Input Control (0x12) Recommended default: 0x63 6 ISL54105A BIT(S) FUNCTION NAME 3:0 Device Revision 1 = initial silicon second revision, etc. 7:4 Device ISL54105A 1:0 Reserved Reserved 2 Activity Detect 0: TMDS clock not present on RXC 1: TMDS clock detected on RXC 3:0 Reserved This nibble should always be set to 0xC. 4 Reset Full chip reset ...
Page 7
... Output Options (0x00) 0x06 Data Output Drive (0x00) 0x07 Reserved (0xCC) 0x08 Equalization (0xCC) 0x09 Test Pattern Generator (0x00) 7 ISL54105A BIT(S) FUNCTION NAME 1:0 Reserved Set to 00. 2 Data Termination 0: TMDS Data inputs terminated into 50Ω (normal operation) 1: TMDS Data inputs terminated into 100Ω (for paralleled ...
Page 8
... PRBS7 Error Counter Link 1 (read only) 0x0C PRBS7 Error Counter Link 2 (read only) 0x10 PLL Bandwidth (0x10) Recommended default: 0x12 8 ISL54105A BIT(S) FUNCTION NAME 7:0 PRBS7 Error PRBS7 Error Counter of Link 0. Saturates at 0xFF. Reading Counter Link 0 this register clears this register at end of read ...
Page 9
... Application Information The ISL54105A is a TMDS regenerator, locking to the incoming DVI or HDMI signal with triple Clock Data Recovery units (CDRs) and a Phase Locked Loop (PLL). The PLL generates a low jitter pixel clock from the incoming TMDS clock. The TMDS data signals are equalized, sliced by the CDR, re-aligned to the PLL clock, and sent out the TMDS outputs ...
Page 10
... Tx pins are high impedance. In this state they will draw no current from the Rx pins of any TMDS receiver they may be connected to. However, if power to the ISL54105A is removed, the Tx pins are no longer high-impedance. Figure 8 shows the relevant equivalent circuit, including the internal ESD protection diodes. For simplicity’ ...
Page 11
... V D (41, 53) V _ESD D Tx ISL54105A FIGURE 8. ISL54105A ESD PROTECTION DIODES This is non-ideal and can cause the ISL54105A to fail HDMI Compliance Test 7-3 (“V ”). V is the voltage across OFF OFF each 50Ω Rx resistor when the power is removed from the N device containing the ISL54105A. ...
Page 12
... IC, and reducing the amount of IC-generated noise that gets 12 ISL54105A injected into the supply. Follow the good supply bypassing rules shown in Figure 13 to the extent possible. C ...
Page 13
... Data on the serial bus must be valid for the entire time SCL is high (Figure 16). To achieve this, data being written to the ISL54105A is latched on a delayed version of the rising edge of SCL. SCL is delayed and deglitched inside the ISL54105A for three crystal clock periods (120ns for a 25MHz crystal) to eliminate spurious clock pulses that could disrupt serial communication ...
Page 14
... DATA STABLE Signals the beginning of serial I/O R/W ISL54105A Device Select Address Write The first 7 bits of the first byte select the ISL54105A on the 2- 0 ADDR1 ADDR0 wire bus at the address set by the ADDR[6:0} pins. The R/W bit indicating that the next transaction will be a write. ...
Page 15
... ISL54105A Signals the beginning of serial I/O R/W ISL54105A Device Select Address Write The first 7 bits of the first byte select the ISL54105A on the 2- 0 ADDR1 ADDR0 wire bus at the address set by the ADDR[6:0} pins. R indicating that the next transaction will be a write. ISL54105A Register Address Write ...
Page 16
... Tiebar shown (if present non-functional feature. The configuration of the pin #1 identifier is optional, but must be 6. located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 16 ISL54105A A EXPOSED PAD AREA X B 9.75 10.00 (68X 0.50) (72X 0 ...