74lvc2g74 NXP Semiconductors, 74lvc2g74 Datasheet

no-image

74lvc2g74

Manufacturer Part Number
74lvc2g74
Description
Single D-type Flip-flop With Set And Reset; Positive Edge Trigger
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74lvc2g74DCTR
Quantity:
2 900
Part Number:
74lvc2g74DCЈ¬125
Manufacturer:
NXP
Quantity:
15 000
Part Number:
74lvc2g74DP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
74lvc2g74DPЈ¬125
Manufacturer:
NXP
Quantity:
52 000
1. General description
2. Features
The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D)
inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q
outputs.
This device is fully specified for partial power down applications using I
circuitry disables the output, preventing damaging backflow current through the device
when it is powered down.
The set and reset are asynchronous active LOW inputs and operate independently of the
clock input. Information on the data input is transferred to the Q output on the
LOW-to-HIGH transition of the clock pulse. The D inputs must be stable, one set-up time
prior to the LOW-to-HIGH clock transition for predictable operation.
Schmitt trigger action at all inputs makes the circuit highly tolerant of slower input rise and
fall times.
74LVC2G74
Single D-type flip-flop with set and reset; positive edge trigger
Rev. 03 — 9 August 2007
Wide supply voltage range from 1.65 V to 5.5 V
5 V tolerant inputs for interfacing with 5 V logic
High noise immunity
Complies with JEDEC standard:
ESD protection:
CMOS low power consumption
Latch-up performance exceeds 250 mA
Direct interface with TTL levels
Inputs accept voltages up to 5 V
Multiple package options
Specified from 40 C to +85 C and 40 C to +125 C
24 mA output drive (V
JESD8-7 (1.65 V to 1.95 V)
JESD8-5 (2.3 V to 2.7 V)
JESD8-B/JESD36 (2.7 V to 3.6 V)
HBM EIA/JESD22-A114E exceeds 2000 V
MM EIA/JESD22-A115-A exceeds 200 V
CC
= 3.0 V)
Product data sheet
OFF
. The I
OFF

Related parts for 74lvc2g74

74lvc2g74 Summary of contents

Page 1

... Single D-type flip-flop with set and reset; positive edge trigger Rev. 03 — 9 August 2007 1. General description The 74LVC2G74 is a single positive edge triggered D-type flip-flop with individual data (D) inputs, clock (CP) inputs, set (SD) and reset (RD) inputs, and complementary Q and Q outputs. ...

Page 2

... Ordering information Type number Package Temperature range Name 74LVC2G74DP +125 C 74LVC2G74DC +125 C 74LVC2G74GT +125 C 74LVC2G74GM +125 C 4. Marking Table 2. Marking Type number 74LVC2G74DP 74LVC2G74DC 74LVC2G74GT 74LVC2G74GM 5. Functional diagram Fig 1. Logic symbol 74LVC2G74_3 Product data sheet Single D-type fl ...

Page 3

... Q 001aaf643 Fig 6. Pin configuration SOT902-1 (XQFN8) Rev. 03 — 9 August 2007 74LVC2G74 mna421 74LVC2G74 terminal 1 index area Transparent top view © NXP B.V. 2007. All rights reserved 001aaf644 ...

Page 4

... [ Rev. 03 — 9 August 2007 74LVC2G74 Description clock input (LOW-to-HIGH, edge-triggered) data input complement output ground (0 V) true output asynchronous reset-direct input (active LOW) asynchronous set-direct input (active LOW) supply voltage Output ...

Page 5

... +125 C amb derates linearly with 2.5 mW/K. tot derates linearly with 8.0 mW/K. tot derates linearly with 2.4 mW/K. tot Conditions Active mode Power-down mode Rev. 03 — 9 August 2007 74LVC2G74 Min Max Unit 0.5 +6 [1] 0 ...

Page 6

... 5 GND GND 1. 5 per pin Rev. 03 — 9 August 2007 74LVC2G74 [1] Min Typ Max ...

Page 7

... V or GND GND 1. 5 per pin amb Rev. 03 — 9 August 2007 74LVC2G74 [1] Min Typ Max ...

Page 8

... Figure Figure Rev. 03 — 9 August 2007 74LVC2G74 Figure + +125 C [1] Min Typ Max Min 1.5 6.0 13.4 1.5 1.0 3.5 7.1 1.0 1.0 3.5 7.1 1.0 1.0 3.5 5.9 1.0 1.0 2.5 4.1 1.0 1.5 6.0 12.9 1 ...

Page 9

... [3] = GND 3 and V = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively. amb where Rev. 03 — 9 August 2007 74LVC2G74 Figure + +125 C [1] Min Typ Max Min 1 1.9 1 1.4 1 1.3 +1.2 3.0 - +1.2 1.0 ...

Page 10

... PHL PLH Table 10. Input 1.5 V 1 Rev. 03 — 9 August 2007 74LVC2G74 PLH t PHL mnb141 Output 1.5 V 1 © NXP B.V. 2007. All rights reserved ...

Page 11

... Single D-type flip-flop with set and reset; positive edge trigger V I GND GND GND t PLH PHL Table 10. Rev. 03 — 9 August 2007 74LVC2G74 rec t rec PHL t PLH mnb142 © NXP B.V. 2007. All rights reserved ...

Page 12

... Load 2 2 500 2 500 2 500 2 500 Rev. 03 — 9 August 2007 74LVC2G74 V EXT mna616 V EXT PLH PHL PZH PHZ open GND 2V open GND 2V open GND 6 V open ...

Page 13

... Single D-type flip-flop with set and reset; positive edge trigger 2.5 scale (1) ( 0.38 0.18 3.1 3.1 0.65 0.22 0.08 2.9 2.9 REFERENCES JEDEC JEITA - - - Rev. 03 — 9 August 2007 74LVC2G74 detail 4.1 0.47 0.5 0.2 0.13 0.1 3.9 0.33 EUROPEAN PROJECTION SOT505 ( ...

Page 14

... Single D-type flip-flop with set and reset; positive edge trigger 2.5 scale (1) ( 0.27 0.23 2.1 2.4 0.5 0.17 0.08 1.9 2.2 REFERENCES JEDEC JEITA MO-187 Rev. 03 — 9 August 2007 74LVC2G74 detail 3.2 0.40 0.21 0.4 0.2 0.13 0.15 0.19 3.0 EUROPEAN PROJECTION SOT765 ...

Page 15

... Single D-type flip-flop with set and reset; positive edge trigger scale 1.05 0.35 0.40 0.6 0.5 0.95 0.27 0.32 REFERENCES JEDEC JEITA - - - MO-252 Rev. 03 — 9 August 2007 74LVC2G74 4 ( EUROPEAN PROJECTION © NXP B.V. 2007. All rights reserved. SOT833-1 ISSUE DATE 04-07-22 04-11- ...

Page 16

... 1.65 0.35 0.15 0.55 0.5 0.1 1.55 0.25 0.05 REFERENCES JEDEC JEITA MO-255 - - - Rev. 03 — 9 August 2007 74LVC2G74 detail 0.05 0.05 0.05 EUROPEAN PROJECTION SOT902 ISSUE DATE 05-11-16 05-11-25 © NXP B.V. 2007. All rights reserved ...

Page 17

... Data sheet status Change notice Product data sheet - Section 11 “Dynamic characteristics”. characteristics”, changed conditions for input leakage and supply current. Product data sheet - Product data sheet - Rev. 03 — 9 August 2007 74LVC2G74 Supersedes 74LVC2G74_2 74LVC2G74_1 - © NXP B.V. 2007. All rights reserved ...

Page 18

... Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. http://www.nxp.com salesaddresses@nxp.com Rev. 03 — 9 August 2007 74LVC2G74 © NXP B.V. 2007. All rights reserved ...

Page 19

... Please be aware that important notices concerning this document and the product(s) described herein, have been included in section ‘Legal information’. © NXP B.V. 2007. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com 74LVC2G74 All rights reserved. Date of release: 9 August 2007 Document identifier: 74LVC2G74_3 ...

Related keywords