x9455wp24i Intersil Corporation, x9455wp24i Datasheet
x9455wp24i
Related parts for x9455wp24i
x9455wp24i Summary of contents
Page 1
Data Sheet Dual Two-wiper Digitally-Controlled (XDCP™) Potentiometer The X9455 integrates 2 digitally controlled potentiometers (XDCP), each one with dual wipers monolithic CMOS integrated circuit. The digitally controlled potentiometer is implemented using 255 resistive elements in a series ...
Page 2
Ordering Information PART PART NUMBER MARKING X9455TV24I-2.7 X9455TV G X9455TV24IZ-2.7 (Note) X9455TV ZG X9455UV24I-2.7 X9455UV G X9455UV24IZ-2.7 (Note) X9455UV ZG X9455WV24I-2.7 X9455WV G X9455WV24IZ-2.7 (Note) X9455WV ZG X9455YV24I-2.7 X9455YV G X9455YV24IZ-2.7 (Note) X9455YV ZG NOTE: Intersil Pb-free plus anneal products ...
Page 3
Pin Descriptions TSSOP PIN SYMBOL 1 DS0 RW0B U/D 7 VCC 8 RL0 9 RH0 10 RW0A SDA RW1B 18 ...
Page 4
Absolute Maximum Ratings Junction Temperature under bias .-65°C to +135°C Storage temperature . . . . . . . . . . . . . . . ...
Page 5
DC Electrical Specifications Over the recommended operating conditions unless otherwise specified. (Continued) SYMBOL PARAMETER V Input HIGH voltage IH V Input LOW voltage IL V SDA pin output LOW voltage OL Endurance and Data Retention PARAMETER Minimum endurance Data retention ...
Page 6
Interface Timing (s) (Continued) SYMBOL t A0, A1, A2 and WP Setup Time SU:WPA (Note 5) t A0, A1, A2 and WP Hold Time HD:WPA (Note 5) SDA vs. SCL Timing SCL t SU:STA t HD:STA SDA (Input Timing) ...
Page 7
Increment/Decrement Timing CS t CYC SCL t ID U/D DS0, DS1 High-Voltage Write Cycle Timing SYMBOL t Non-volatile write cycle time WC (Notes 5, 8) XDCP Timing SYMBOL t (Note 5) SCL ...
Page 8
Test Circuit Test Point R W Force Current Equivalent Circuit R TOTAL Pin Descriptions Bus Interface Pins Serial Data Input/Output (SDA) The SDA is a bidirectional serial data input/output pin for the ...
Page 9
Principles of Operation The X9455 is an integrated circuit incorporating two resistor arrays with dual wipers on each array, their associated registers and counters, and the serial interface logic providing direct communication between the host and the digitally controlled potentiometers. ...
Page 10
Up/Down Interface Operation The SCL, U/D, CS, DS0 and DS1 inputs control the movement of the wiper along the resistor array. With CS set LOW the device is selected and enabled to respond to the U/D and SCL inputs. HIGH ...
Page 11
SCL SDA START FIGURE 2. VALID DATA CHANGES, START, AND STOP CONDITIONS 2-Wire serial interface Protocol Overview The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and ...
Page 12
Slave Address Byte Following a START condition, the master must output a Slave Address Byte (Refer to figure 4.). This byte includes three parts: • The four MSBs (SA7-SA4) are the Device Type Identifier, which must always be set to ...
Page 13
STATUS REG (NOTE 1) (Addr: 07H) Reserved DRSel1 DRSel0 bits 7-3 bit 2 Reserved NOTES:To read or write the contents of a single Data Register or Wiper Register: 1. Load the status register (using a ...
Page 14
S t Signals from a the Master r t Signal at SDA Signals from the Slave FIGURE 6. STATUS REGISTER WRITE (USES STANDARD BYTE WRITE SEQUENCE TO SET UP ACCESS TO A DATA REGISTER) TABLE 4. ...
Page 15
Signals from the Master Signal at SDA Signals from the Slave Page Write Operation As stated previously, the memory is organized as a single Status Register (SR), and four pages of four registers each. Each page contains one Data Register ...
Page 16
Move/Read Operation The Move/Read operation simultaneously reads the contents of a data register and moves the contents into the corresponding DCP’s WCR and all wipers will have their WCR’s updated with the data register values from the row that was ...
Page 17
Applications information Basic Configurations of Electronic Potentiometers V R Four terminal Potentiometer; Variable voltage divider Application Circuits WINDOW COMPARATOR X9455 POTi RW0 RW1A RW1 RW1B ...
Page 18
PROGRAMMABLE STATE VARIABLE FILTER C mR1 nR1 pR1 - mR2 nR2 pR2 A3 R3 WIEN BRIDGE OSCILLATOR ...
Page 19
... Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use ...