mc68hc708mp16 Freescale Semiconductor, Inc, mc68hc708mp16 Datasheet - Page 112

• Manufacturer Part Number: mc68hc708mp16
• Description: M68hc08 Microcontrollers
• Manufacturer: Freescale Semiconductor, Inc

Clock Generator Module (CGM)
8.4.2.5 Special Programming Exceptions
8.4.3 Base Clock Selector Circuit
Technical Data
112
NOTE:
Exceeding the recommended maximum bus frequency or VCO
frequency can crash the MCU.
The programming method described in
does not account for possible exceptions. A value of zero for N or L is
meaningless when used in the equations given. To account for these
exceptions:
This circuit is used to select either the crystal clock, CGMXCLK, or the
VCO clock, CGMVCLK, as the source of the base clock, CGMOUT. The
two input clocks go through a transition control circuit that waits up to
three CGMXCLK cycles and three CGMVCLK cycles to change from
one clock source to the other. During this time, CGMOUT is held in
stasis. The output of the transition control circuit is then divided by two
to correct the duty cycle. Therefore, the bus clock frequency, which is
one-half of the base clock frequency, is one-fourth the frequency of the
selected clock (CGMXCLK or CGMVCLK).
The BCS bit in the PLL control register (PCTL) selects which clock drives
CGMOUT. The VCO clock cannot be selected as the base clock source
if the PLL is not turned on. The PLL cannot be turned off if the VCO clock
is selected. The PLL cannot be turned on or off simultaneously with the
9. Program the PLL registers accordingly:
•
•
a. In the upper four bits of the PLL programming register (PPG),
b. In the lower four bits of the PLL programming register (PPG),
A zero value for N is interpreted exactly the same as a value of
one.
A zero value for L disables the PLL and prevents its selection as
the source for the base clock. (See
Circuit.)
program the binary equivalent of N.
program the binary equivalent of L.
Clock Generator Module (CGM)
8.4.2.4 Programming the PLL
8.4.3 Base Clock Selector
MC68HC708MP16
Freescale Semiconductor
—
Rev. 3.1