mpc8555e Freescale Semiconductor, Inc, mpc8555e Datasheet - Page 16

no-image

mpc8555e

Manufacturer Part Number
mpc8555e
Description
Mpc8555e Powerquicc Iii Processor With Integrated Security
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mpc8555eCPXAJD
Quantity:
1
Part Number:
mpc8555eCPXAJD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8555eCPXALF
Manufacturer:
FREESCAL
Quantity:
234
Part Number:
mpc8555eCPXALF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8555eCVTAJD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8555eCVTALF
Manufacturer:
Freescale Semiconductor
Quantity:
135
Part Number:
mpc8555eCVTALF
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8555ePXAJD
Manufacturer:
FREESCAL
Quantity:
234
Part Number:
mpc8555ePXAJD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mpc8555ePXALF
Manufacturer:
FREESCAL
Quantity:
996
Part Number:
mpc8555ePXAPF
Manufacturer:
FREESCALE
Quantity:
20 000
RESET Initialization
4.3
Table 8
5
This section describes the AC electrical specifications for the RESET initialization timing requirements of
the MPC8555E.
Table 10
16
RTC clock high time
RTC clock low time
PLL lock times
DLL lock times
Notes:
1. DLL lock times are a function of the ratio between the output clock and the platform (or CCB) clock. A 2:1 ratio results in the
2. The CCB clock is determined by the SYSCLK × platform PLL ratio.
Required assertion time of HRESET
Minimum assertion time for SRESET
PLL input setup time with stable SYSCLK before HRESET
negation
Input setup time for POR configs (other than PLL config) with
respect to negation of HRESET
Input hold time for POR configs (including PLL config) with
respect to negation of HRESET
Maximum valid-to-high impedance time for actively driven POR
configs with respect to negation of HRESET
Notes:
1. SYSCLK is identical to the PCI_CLK signal and is the primary clock input for the MPC8555E. See the MPC8555E
minimum and an 8:1 ratio results in the maximum.
PowerQUICC™ III Integrated Communications Processor Reference Manual for more details.
RESET Initialization
MPC8555E PowerQUICC™ III Integrated Communications Processor Hardware Specification, Rev. 4.2
provides the real time clock (RTC) AC timing specifications.
provides the PLL and DLL lock times.
Real Time Clock Timing
Parameter/Condition
Table 9
Parameter/Condition
Parameter/Condition
provides the RESET initialization AC timing specifications.
Table 9. RESET Initialization Timing Specifications
Table 8. RTC AC Timing Specifications
Table 10. PLL and DLL Lock Times
Symbol
t
t
RTCH
RTCL
t
t
CCB_CLK
CCB_CLK
7680
Min
100
512
100
Min
Min
2 x
2 x
4
2
Typical
122,880
Max
Max
100
5
Max
CCB Clocks
Freescale Semiconductor
SYSCLKs
SYSCLKs
SYSCLKs
SYSCLKs
Unit
Unit
μs
μs
μs
Unit
ns
ns
Notes
Notes
Notes
1, 2
1
1
1
1

Related parts for mpc8555e