gc80c520g CORERIVER Semiconductor, gc80c520g Datasheet - Page 93

• Manufacturer Part Number: gc80c520g
• Description: Eprom / Rom / Romless Based 8-bit Turbo Microcontrollers
• Manufacturer: CORERIVER Semiconductor

SADEN.7
R/W(0)
R(1)
IP
SADEN
PMR
STATUS
Appendix B :
-
-
-
PADC
PT2
PS
PT1
PX1
PT0
PX0
ALEOFF : 1 = ALE toggling disable.
XTUP
(B8h) : Interrupt Priority Register
(C4h) : Power Management Control Register
SADEN.6
R/W(0) R/W(0) R/W(0) R/W(0) R/W(0) R/W(0) R/W(0)
R/W(0)
PADC
(B9h) : Slave Address Mask Enable Register
-
-
(C5h) : Crystal Status Register
: ADC interrupt priority low.
: Timer 2 interrupt priority low.
: Serial port (UART) interrupt priority low.
: Timer 1 interrupt priority low.
: External interrupt 1 priority low.
: Timer 0 interrupt priority low.
: External interrupt 0 priority low.
: Crystal oscillator warm-up status.
0 = ALE toggling enable (Default).
This bit is cleared by H/W during executing Power-on reset
or during exiting from the power-down mode.
It is set by H/W after XTAL stabilization.
SADEN.5
R/W(0)
PT2
-
-
SADEN.4
R/W(0)
XTUP
R(0)
PS
-
SADEN.3
R/W(0)
SFR Description [B8h ~ CBh]
PT1
-
-
SADEN.2
ALEOFF
R/W(0)
R/W(0)
PX
-
SADEN.1
R/W(0)
PT0
-
-
SADEN.0
R/W(0)
PX0
-
-
RCAP2H.7
RCAP2L.7
R/W(0)
R/W(0)
R/W(0)
T2CON
TF2
T2MOD
RCAP2L
RCAP2H
-
TF2
EXF2
RCLK
TCLK
EXEN2
TR2
C/T2
CP/RL2 : Capture/Reload flag.
T2OE
DCEN
RCAP2H.6
RCAP2L.6
R/W(0)
R/W(0)
R/W(0)
EXF2
(C8h) : Timer/Counter 2 Control Register
-
(C9h) : Timer/Counter 2 Mode Control Register
(CAh) :
(CBh) :
: Timer 2 overflow flag.
: Timer 2 external flag.
: Receive clock flag.
: Transmit clock flag.
: Timer 2 external enable flag.
: Timer 2 run flag.
: Timer 2 Timer/Counter select. When set, counter by T2.
: Timer 2 clock output enable. When set, clock output to P1.0.
: Timer 2 down count enable. When set, count down.
CP/RL2 = 0, Reload.
CP/RL2 = 1, Capture. (RCAP2H,RCAP2L)
RCAP2H.5
RCAP2L.5
R/W(0)
R/W(0)
R/W(0)
RCLK
-
Timer/Counter 2 Capture/Reload Low Byte Register
Timer/Counter 2 Capture/Reload High Byte Register
(5/9)
RCAP2H.4
RCAP2L.4
R/W(0)
R/W(0)
R/W(0)
TCLK
-
MiDAS1.0 Family
RCAP2H.3
RCAP2L.3
R/W(0)
R/W(0)
R/W(0)
EXEN2
-
(TH2,TL2)
RCAP2H.2
RCAP2L.2
R/W(0)
R/W(0)
R/W(0)
TR2
-
RCAP2L.1
RCAP2H.1
R/W(0)
R/W(0)
R/W(0)
R/W(0)
(RCAP2H,RCAP2L)
T2OE
C/T2
RCAP2L.0
RCAP2H.0
CP/RL2
R/W(0)
R/W(0)
R/W(0)
R/W(0)
(TH2,TL2)
DCEN
[93]