at89lp2052-20xi ATMEL Corporation, at89lp2052-20xi Datasheet - Page 45

• Manufacturer Part Number: at89lp2052-20xi
• Description: At89lp2052 8-bit Microcontroller With 2/4-kbyte Flash
• Manufacturer: ATMEL Corporation

Table 19-2.
Table 19-3.
3547H–MICRO–5/07
SPSR Address = AAH
Not Bit Addressable
Symbol
SPIF
WCOL
LDEN
DISSO
ENH
SPDR Address = 86H
Not Bit Addressable
Bit
Bit
SPIF
SPD7
Function
SP interrupt flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and
ES = 1. The SPIF bit is cleared by reading the SPI status register followed by reading/writing the SPI data register.
When ENH = 0: Write collision flag. The WCOL bit is set if the SPI data register is written during a data transfer. During
data transfer, the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit
(and the SPIF bit) are cleared by reading the SPI status register followed by reading/writing the SPI data register.
When ENH = 1: WCOL works in Enhanced mode as Tx Buffer Full. Writing during WCOL = 1 in enhanced mode will
overwrite the waiting data already present in the Tx Buffer. In this mode, WCOL is no longer reset by the SPIF reset but
is reset when the write buffer has been unloaded into the serial shift register.
Load enable for the Tx buffer in enhanced SPI mode.
When ENH is set, it is safe to load the Tx Buffer while LDEN = 1 and WCOL = 0. LDEN is high during bits 0 - 3 and is low
during bits 4 - 7 of the SPI serial byte transmission time frame.
Disable slave output bit.
When set, this bit causes the MISO pin to be tri-stated so more than one slave device can share the same interface with
a single master. Normally, the first byte in a transmission could be the slave address and only the selected slave should
clear its DISSO bit.
Enhanced SPI mode select bit. When ENH = 0, SPI is in normal mode, i.e. without write double buffering.
When ENH = 1, SPI is in enhanced mode with write double buffering. The Tx buffer shares the same address with the
SPDR register.
7
7
SPSR – SPI Status Register
SPDR – SPI Data Register
WCOL
SPD6
6
6
LDEN
SPD5
5
5
SPD4
–
4
4
SPD3
–
3
3
Reset Value = 00H (after cold reset)
SPD2
2
–
2
AT89LP2052/LP4052
unchanged (after warm reset)
Reset Value = 000X X000B
DISSO
SPD1
1
1
SPD0
ENH
0
0
45