el5287 Intersil Corporation, el5287 Datasheet
el5287
Related parts for el5287
el5287 Summary of contents
Page 1
... The rail-to-rail output swing enables direct connection of the comparator to both CMOS and TTL logic circuits. The latch input of the EL5287 can be used to hold the comparator output value by applying a low logic level to the pin. The EL5287 is a window comparator. A single input is compared with a high reference and a low ...
Page 2
... Latch Disable to Low Delay d t Minimum Setup Time s t Minimum Hold Time h t (D) Minimum Latch Disable Pulse pw Width 2 EL5287 Storage Temperature Range . . . . . . . . . . . . . . . . . .-65°C to +15 0°C Ambient Operating Temperature . . . . . . . . . . . . . . . .-40°C to +85°C -) -0.2V] to [(V +) +0.2V] Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . 125° -0.2V] to [(V +) +0.2V] Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . See Curves S ) +0.2V ...
Page 3
... Offset Voltage vs Temperature 2.5 2 1.5 1 0.5 0 -0.5 -50 -30 -10 10 Temperature (° C) Output Low Voltage vs Temperature 0.4 0.3 0.2 0.1 -50 -30 -10 10 Temperature (° EL5287 Output High Voltage vs Temperature 4.4 4 -50 (V) S Input Bias Current vs Temperature ...
Page 4
... V OD Propagation Delay vs Overdrive V =5V IN STEP 7 6 6.6 6.4 6.2 6 5.8 0.2 0.4 0.6 0 EL5287 (Continued) Propagation Delay vs Supply Voltage 4.5 V =±5V S 4 =2.3k: 4.3 L 4.2 + 4.1 4 3.9 - 3.8 PD 3.7 3.6 3.5 350 400 450 500 550 600 4 (mV) Digital Supply Current vs Switching Frequency (per comparator =± = ...
Page 5
... Board 1 870mW 0.8 0.6 0.4 0 Ambient Temperature (°C) Output with 50MHz Input V =3V IN P-P Output (5ns/div, 2V/div) Input (5ns/div, 2V/div) 5 EL5287 (Continued) Package Power Dissipation vs Ambient Temp. JEDEC JESD51-3 Low Effective Thermal Conductivity Test Board 0.6 486mW 0.5 0 0.2 0 100 0 (pF) Output with 50MHz Input ...
Page 6
... Minimum Hold Time - The minimum time after the negative transition of the latch signal that an input signal must remain h unchanged in order to be acquired and held at the output t (D) Minimum Latch Disable Pulse Width - The minimum time that the latch signal must remain high in order to acquire and hold an pw input signal change 6 EL5287 Compare Latch ...
Page 7
... Circuit 1) (Reference Circuit 2) plane construction techniques enhance stability of the comparators. Input Voltage Considerations The EL5287’s input range is specified from 0.1V below V -. The output S to 2.25V below V the output still responds correctly to a small differential input signal. The differential input stage is a pair of PNP transistors, therefore, the input bias current flows out of the device ...
Page 8
... Latch Pin Dynamics The EL5287 contains a “transparent” latch for each channel. The latch pin is designed to be driven with either a TTL or CMOS output. When the latch is connected to a logic high level or left floating, the comparator is transparent and immediately responds to the changes at the input terminals ...