clc405 National Semiconductor Corporation, clc405 Datasheet - Page 5

no-image

clc405

Manufacturer Part Number
clc405
Description
Low-cost, Low-power, 110mhz Op Amp With Disable
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
clc4050ISO14X
Manufacturer:
EXAR
Quantity:
12 000
Part Number:
clc405AJE
Manufacturer:
NS
Quantity:
14
Part Number:
clc405AJE
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
clc405AJP
Manufacturer:
NSC
Quantity:
5 510
Part Number:
clc405AJP
Manufacturer:
HAR
Quantity:
5 510
Input - Bias Current, Impedances, and Source
Termination Considerations
The CLC405 has:
If a large source impedance application is considered,
remove all parasitic capacitance around the non-invert-
ing input and source traces. Parasitic capacitances
near the input and source act as a low-pass filter and
reduce bandwidth.
Current feedback op amps have uncorrelated input
bias currents. These uncorrelated bias currents prevent
source impedance matching on each input from can-
celing offsets. Refer to application note OA-07 of the
data book to find specific circuits to correct DC offsets.
Layout Considerations
Whenever questions about layout arise, USE THE
EVALUATION BOARD AS A TEMPLATE.
Use the CLC730013 and CLC730027 evaluation
boards for the DIP and SOIC respectively. These board
layouts were optimized to produce the typical perfor-
mance of the CLC405 shown in the data sheet. To
reduce parasitic capacitances, the ground plane was
removed near pins 2, 3, and 6. To reduce series induc-
tance, trace lengths of components and nodes were
minimized.
Parasitics on traces degrade performance. Minimize
coupling from traces to both power and ground planes.
Use low inductive resistors for leaded components.
Do not use dip sockets for the CLC405 DIP amplifiers.
These sockets can peak the frequency domain
response or create overshoot in the time domain
response. Use flush-mount socket pins when socket-
ing is necessary. The 730013 circuit board device
holes are sized for Cambion P/N 450-2598 socket pins
or their functional equivalent.
Insert the back matching resistor (R
2 when driving coaxial cable or a capacitive load. Use
the plot in the typical performance section labeled
“Settling Time vs. Capacitive Load” to determine the
optimum resistor value for R
loads. This optimal resistance improves settling tim for
pulse-type applications and increases stability.
Input
SMA
a 6M
a 100nA non-inverting input bias current.
50
R
in
non-inverting input impedance.
R
348
3
2
g
CLC405
+
-
4
7
Figure 2
348
R
0.1 fd
0.1 fd
f
6
out
C
C
1
2
R
50
for different capacitive
out
out)
6.8 fd
6.8 fd
shown in Figure
C
C
3
4
SMA
Output
+
+
+5V
-5V
5
Use power-supply bypassing capacitors when operat-
ing this amplifier. Choose quality 0.1 F ceramics for C
and C
C
es from the power pins. Place the 6.8 F capacitors
within 3/4 inches from the power pins.
Video Performance vs. I
Improve the video performance of the CLC405 by
drawing extra current from the amplifier output stage.
Using a single external resistor as shown in Figure 3,
you can adjust the differential phase. Video perfor-
mance vs. I
represents positive video performance with negative
synchronization pulses.
The value for R
at + 5V supplies.
Wideband Digital PGA
As shown on the front page, the CLC405 is easily con-
figured as a digitally controlled programmable gain
amplifier. Make a PGA by configuring several amplifiers
at required gains. Keep R
for each different gain. Use a TTL decoder that has
enough outputs to control the selection of different gains
and the buffer stage. Connect the buffer stage like the
buffer of the front page. The buffer isolates each gain
stage from the load and can produce a gain of zero for
a gain selection of zero. Use of an inverter (7404) on the
buffer disable pin to keep the buffer operational at all
gains except zero. Or float the buffer disable pin for a
continuous enable state.
3
and C
2
0.25
0.20
0.15
0.10
0.05
. Choose quality 6.8 F tantalum capacitors for
0
4
V
Differential Gain & Phase vs. I
0
. Place the 0.1 F capacitors within 0.1 inch-
R
in
EX
t
is illustrated below in Graph 1. This graph
2
pd
Phase
Gain
R
4
g
in Figure 3 is determined by :
CLC405
+
-
6
R
pd
Figure 3
I
Graph1
EX
R
8
f
EX
in mA
f
-5V
I
+5V
EX
5
10
near 348
R
down
12
pull
14
EX
-V
http://www.national.com
R
16
cc
Extra I
and change R
out
18
V
0.25
0.20
0.15
0.10
0.05
0
out
1
g

Related parts for clc405