clc1006ist5x Cadeka Microcircuits LLC., clc1006ist5x Datasheet - Page 12
![no-image](/images/no-image-200.jpg)
clc1006ist5x
Manufacturer Part Number
clc1006ist5x
Description
Single, 500mhz Voltage Feedback Amplifer
Manufacturer
Cadeka Microcircuits LLC.
Datasheet
1.CLC1006IST5X.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CLC1006IST5X
Manufacturer:
EXAR
Quantity:
12 000
Data Sheet
Application Information
Basic Operation
Figures 1 and 2 illustrate typical circuit configurations for
non-inverting, inverting, and unity gain topologies for dual
supply applications. They show the recommended bypass
capacitor values and overall closed loop gain equations.
Power Dissipation
Power dissipation should not be a factor when operating
under the stated 1000 ohm load condition. However, ap-
plications with low impedance, DC coupled loads should
be analyzed to ensure that maximum allowed junction
temperature is not exceeded. Guidelines listed below can
be used to verify that the particular application will not
cause the device to operate beyond it’s intended operat-
ing range.
Maximum power levels are set by the absolute maximum
junction rating of 150°C. To calculate the junction tem-
©2007-2008 CADEKA Microcircuits LLC
Input
Input
Figure 1. Typical Non-Inverting Gain Circuit
Figure 2. Typical Inverting Gain Circuit
R
R
1
g
R
+
-
g
+V
-V
+
-
s
s
+V
-V
6.8μF
0.1μF
0.1μF
6.8μF
s
s
6.8μF
0.1μF
0.1μF
6.8μF
R
f
G = - (R
For optimum input offset
voltage set R
R
f
G = 1 + (R
R
f
/R
L
g
Output
)
1
= R
R
f
L
|| R
f
/R
Output
g
g
)
perature, the package thermal resistance value Theta
(Ө
T
Where T
In order to determine P
needs to be subtracted from the total power delivered by
the supplies.
P
Supply power is calculated by the standard power equa-
tion.
P
V
Power delivered to a purely resistive load is:
P
The effective load resistor (Rload
the effect of the feedback network. For instance,
Rload
R
These measurements are basic and are relatively easy to
perform with standard lab equipment. For design purposes
however, prior knowledge of actual signal levels and load
impedance is needed to determine the dissipated power.
Here, P
P
Quiescent power can be derived from the specified I
ues along with known supply voltage, V
can be calculated as above with the desired signal ampli-
tudes using:
(V
( I
The dynamic power is focused primarily within the output
stage driving the load. This value can be calculated as:
P
Assuming the load is referenced in the middle of the pow-
er rails or V
Figure 3 shows the maximum safe power dissipation in
the package vs. the ambient temperature for the pack-
ages available.
D
supply
load
D
DYNAMIC
Junction
supply
L
LOAD
JA
LOAD
= P
|| (R
= P
) is used along with the total die power dissipation.
= ((V
eff
supply
)
Quiescent
)
= V
= V
D
RMS
Ambient
f
RMS
= T
in figure 3 would be calculated as:
+ R
can be found from
= (V
LOAD
supply
S+
supply
= V
= ( V
Ambient
- P
g
)
- V
is the temperature of the working environment.
S+
)
load
+ P
PEAK
RMS
× I
/2.
S-
LOAD
- V
Dynamic
+ (Ө
2
RMS supply
)/Rload
/ √2
LOAD
)
RMS
D
JA
, the power dissipated in the load
)
RMS
× P
- P
/ Rload
eff
Load
× ( I
D
)
eff
eff
LOAD
) will need to include
Supply
)
www.cadeka.com
RMS
. Load power
S
val-
12
JA