at25df641 ATMEL Corporation, at25df641 Datasheet - Page 21

no-image

at25df641

Manufacturer Part Number
at25df641
Description
At25df641 64-megabit 2.7-volt Minimum Spi Serial Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at25df641-MWH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df641-MWH-T
Manufacturer:
XILINX
Quantity:
210
Part Number:
at25df641-MWH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H
Quantity:
2 900
Part Number:
at25df641-S3H-B
Manufacturer:
MAXIM
Quantity:
1 193
Part Number:
at25df641-S3H-B
Manufacturer:
ATMEL
Quantity:
2
Part Number:
at25df641-S3H-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H-T
Quantity:
730
Part Number:
at25df641-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-SH
Quantity:
136
Part Number:
at25df641-SH-T
Manufacturer:
ST
Quantity:
20 000
Part Number:
at25df641A-SH-B
Manufacturer:
MARVELL
Quantity:
827
9. Protection Commands and Features
9.1
3680B–DFLASH–2/08
Write Enable
Figure 8-8.
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Regis-
ter to a logical “1” state. The WEL bit must be set before a Byte/Page Program, erase, Protect
Sector, Unprotect Sector, Sector Lockdown, Freeze Sector Lockdown State, Program OTP
Security Register, or Write Status Register command can be executed. This makes the issuance
of these commands a two step process, thereby reducing the chances of a command being
accidentally or erroneously executed. If the WEL bit in the Status Register is not set prior to the
issuance of one of these commands, then the command will not be executed.
To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h
must be clocked into the device. No address bytes need to be clocked into the device, and any
data clocked in after the opcode will be ignored. When the CS pin is deasserted, the WEL bit in
the Status Register will be set to a logical “1”. The complete opcode must be clocked into the
device before the CS pin is deasserted, and the CS pin must be deasserted on an even byte
boundary (multiples of eight bits); otherwise, the device will abort the operation and the state of
the WEL bit will not change.
Figure 9-1.
Program/Erase Resume
Write Enable
SCK
SCK
SO
SO
CS
CS
SI
SI
HIGH-IMPEDANCE
HIGH-IMPEDANCE
MSB
MSB
1
0
0
0
1
0
1
1
0
0
2
2
OPCODE
OPCODE
AT25DF641 [Preliminary]
1
0
3
3
0
0
4
4
0
1
5
5
0
1
6
6
0
0
7
7
21

Related parts for at25df641