at25df641 ATMEL Corporation, at25df641 Datasheet - Page 33

no-image

at25df641

Manufacturer Part Number
at25df641
Description
At25df641 64-megabit 2.7-volt Minimum Spi Serial Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at25df641-MWH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df641-MWH-T
Manufacturer:
XILINX
Quantity:
210
Part Number:
at25df641-MWH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H
Quantity:
2 900
Part Number:
at25df641-S3H-B
Manufacturer:
MAXIM
Quantity:
1 193
Part Number:
at25df641-S3H-B
Manufacturer:
ATMEL
Quantity:
2
Part Number:
at25df641-S3H-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H-T
Quantity:
730
Part Number:
at25df641-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-SH
Quantity:
136
Part Number:
at25df641-SH-T
Manufacturer:
ST
Quantity:
20 000
Part Number:
at25df641A-SH-B
Manufacturer:
MARVELL
Quantity:
827
Figure 10-4. Program OTP Security Register
3680B–DFLASH–2/08
SCK
SO
CS
SI
MSB
HIGH-IMPEDANCE
1
0
0
1
be programmed and will remain in the erased state (FFh). The programming of the data bytes is
internally self-timed and should take place in a time of t
programming of the OTP Security Register.
The three address bytes and at least one complete byte of data must be clocked into the device
before the CS pin is deasserted, and the CS pin must be deasserted on even byte boundaries
(multiples of eight bits); otherwise, the device will abort the operation and the user-programma-
ble portion of the OTP Security Register will not be programmed. The WEL bit in the Status
Register will be reset back to the logical “0” state if the OTP Security Register program cycle
aborts due to an incomplete address being sent, an incomplete byte of data being sent, the CS
pin being deasserted on uneven byte boundaries, or because the user-programmable portion of
the OTP Security Register was previously programmed.
While the device is programming the OTP Security Register, the Status Register can be read
and will indicate that the device is busy. For faster throughput, it is recommended that the Status
Register be polled rather than waiting the t
programming. At some point before the OTP Security Register programming completes, the
WEL bit in the Status Register will be reset back to the logical “0” state.
If the device is powered-down during the OTP Security Register program cycle, then the con-
tents of the 64-byte user programmable portion of the OTP Security Register cannot be
guaranteed and cannot be programmed again.
The Program OTP Security Register command utilizes the internal 256-buffer for processing.
Therefore, the contents of the buffer will be altered from its previous state when this command is
issued.
0
2
OPCODE
1
3
1
4
0
5
1
6
1
7
MSB
A
ADDRESS BITS A23-A0
8
A
9
A
A
29 30
A
A
31 32
MSB
D
D
33
DATA IN BYTE 1
D
34
OTPP
D
35
D
36
time to determine if the data bytes have finished
AT25DF641 [Preliminary]
D
37 38
D
D
39
OTPP
MSB
D
. It is not possible to suspend the
D
DATA IN BYTE n
D
D
D
D
D
D
33

Related parts for at25df641