m24128-wmw6t STMicroelectronics, m24128-wmw6t Datasheet
m24128-wmw6t
Related parts for m24128-wmw6t
m24128-wmw6t Summary of contents
Page 1
... C-compatible electrically erasable pro- grammable memory (EEPROM) devices are orga- nized as 32Kx8 bits (M24256) and 16Kx8 bits (M24128), and operate down to 2.5 V (for the -W version of each device). The M24256B, M24128B and M24256A are also available, and offer the extra functionality of the chip enable inputs ...
Page 2
... M24256, M24128 Figure 2A. DIP Connections M24256 M24128 AI01883 Note Not Connected serial interface that uses a bi-directional data bus and serial clock. The memory carries a built-in 4- bit unique Device Type Identifier code (1010 accordance with the I C bus definition ...
Page 3
... Data Input During data input, the memory device samples the SDA bus signal on the rising edge of the clock, SCL. For correct device operation, the SDA signal BUS fc = 100kHz fc = 400kHz 100 C BUS (pF) M24256, M24128 2 ) for Bus SDA MASTER ...
Page 4
... M24256, M24128 2 Figure Bus Protocol SCL SDA START Condition SCL MSB SDA START Condition 1 SCL MSB SDA must be stable during the clock low-to-high transi- tion, and the data must change only when the SCL line is low. Memory Addressing To start communication between the bus master and the slave memory, the master must initiate a START condition ...
Page 5
... Least significant Byte (Table 6). Bits b15 to b0 form the address of the byte in memory. Bit b15 is treated as a Don’t Care bit on the M24256 memory. Bits b15 and b14 are treated as Don’t Care bits on the M24128 memory. ACK ACK ...
Page 6
... M24256 and b13-b6 for the M24128) are the same. If more bytes are sent than ACK ACK DATA IN ...
Page 7
... Device Select Code (the first byte of the new instruction). – Step 2: if the memory is busy with the internal write cycle, no Ack will be returned and the mas- ter goes back to Step 1. If the memory has ter- M24256, M24128 YES DEVICE SELECT with Continue the ...
Page 8
... M24256, M24128 Figure 8. Read Mode Sequences CURRENT ADDRESS DEV SEL READ RANDOM ADDRESS DEV SEL * READ SEQUENTIAL CURRENT DEV SEL READ SEQUENTIAL RANDOM DEV SEL * READ ACK Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1 ...
Page 9
... 2.1 mA ° 400 kHz) A Test Condition Figure 9. AC Testing Input Output Waveforms 50 ns 0.8V CC 0. 0.2V CC 0. M24256, M24128 Min SDA –0.3 0.3V 0.7V CC –0 Min. Max 500 100 Max ...
Page 10
... In all read modes, the memory waits, after each byte read, for an acknowledgment during the 9 bit time. If the master does not pull the SDA line low during this time, the memory terminates the data transfer and switches to its stand-by state. M24256 / M24128 V =2 Unit T =– ...
Page 11
... Figure 10. AC Waveforms tCHCL SCL tDLCL SDA In tCHDX START Condition SCL SDA In tCHDH STOP Condition SCL tCLQV SDA Out tCLCH tCLDX tDXCX SDA Change SDA Input tW Write Cycle tCLQX Data Valid M24256, M24128 tCHDH tDHDL START STOP Condition Condition tCHDX START Condition AI00795C 11/17 ...
Page 12
... V to 5.5 V blank W 2 5.5 V Note: 1. Available only on request. 2. Available for M24128 only. 3. Available for M24256 only. ORDERING INFORMATION Devices are shipped from the factory with the memory content set at all 1s (FFh). The notation used for the device number is as shown in Table 11. For a list of available options (speed, package, etc ...
Page 13
... Min. Max. 5.33 0.38 2.92 4.95 0.36 0.56 1.14 1.78 0.20 0.36 9.02 10.16 7.62 8.26 6.10 7.11 – – – – 10.92 2.92 3.81 M24256, M24128 PDIP-8 inches Typ. Min. Max. 0.210 0.015 0.130 0.115 0.195 0.018 0.014 0.022 0.060 0.045 0.070 0.010 0.008 0.014 0.365 0.355 0.400 0.310 0.300 0.325 0.250 0.240 0.280 0.100 – ...
Page 14
... M24256, M24128 SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width SO-a Note: Drawing is not to scale. SO8 narrow – 8 lead Plastic Small Outline, 150 mils body width Symb. Typ 1. 14/ Min ...
Page 15
... Min. Max. 2.03 0.10 0.25 1.78 0.35 0.45 – – 5.15 5.35 5.20 5.40 – – 7.70 8.10 0.50 0.80 0° 10° 8 0.10 M24256, M24128 inches Typ. Min. 0.004 0.014 0.008 – 0.203 0.205 0.050 – 0.303 0.020 0° 8 Max. 0.080 0.010 0.070 0.018 – 0.211 0.213 – 0.319 0.031 10° 0.004 ...
Page 16
... M24256, M24128 Table 12. Revision History Date Rev. References added to the M24256B and M24128B products Lead Soldering Temperature in the Absolute Maximum Ratings table amended 30-Mar-2001 2.2 Write Cycle Polling Flow Chart using ACK illustration updated References to PSDIP8 changed to PDIP8, and Package Mechanical data updated 01-Jun-2001 2 ...
Page 17
... Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - © 2001 STMicroelectronics - All Rights Reserved All other names are the property of their respective owners. STMicroelectronics GROUP OF COMPANIES Sweden - Switzerland - United Kingdom - U.S.A. http://www.st.com M24256, M24128 17/17 ...