s-24c02bpphl Seiko Instruments Inc., s-24c02bpphl Datasheet - Page 16
![no-image](/images/no-image-200.jpg)
s-24c02bpphl
Manufacturer Part Number
s-24c02bpphl
Description
2-wire Cmos Serial E2prom
Manufacturer
Seiko Instruments Inc.
Datasheet
1.S-24C02BPPHL.pdf
(39 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
s-24c02bpphl-TF-G
Manufacturer:
SEIKO
Quantity:
3 462
16
7.2 Random read
2-WIRE CMOS SERIAL E
S-24C02BPPHL
Random read is a mode used when data is read from arbitrary memory addresses.
To load a memory address into the address counter inside the E
following the procedure below.
When the E
start condition signal, it outputs the acknowledge signal.
Next, the E
address has now been loaded into the address counter of the E
Following this, the E
not performed during dummy write.
The memory address is loaded into the memory address counter inside the E
After that, the master device can read the data starting from the arbitrary memory address by transmitting a
new start condition signal and performing the same operation as that in the “Current Address Read”.
That is, when the E
following the start condition signal, it outputs the acknowledge signal.
Next, 8-bit data is output from the E
not output an acknowledge signal and transmits the stop condition signal instead. Reading is then complete.
SDA
line
S
A
R
T
T
M
S
B
1 0 1 0
2
2
PROM receives a 7-bit device address and the 1-bit read/write instruction code “0” following the
PROM receives an 8-bit word address and outputs the acknowledge signal. The memory
ADDRESS
DEVICE
X X X
2
2
PROM receives the write data during byte or page writing. However, data reception is
PROM receives a 7-bit device address and the 1-bit read/write instruction code “1”
DUMMY WRITE
L
S
B
W
R
W
0
R
E
T
/
I
2
A
C
K
PROM
W7 W6 W5 W4 W3 W2 W1 W0
WORD ADDRESS (n)
2
PROM in synchronization with the SCL clock. The master device does
Figure 14 Random Read
Seiko Instruments Inc.
C
A
K
S
A
R
T
T
M
S
B
1 0 1 0
ADDRESS
DEVICE
2
PROM.
X X X
2
PROM, first perform a dummy write
S
B
L
W
R
1
R
E
A
D
/
A
C
K
D7 D6 D5 D4 D3 D2 D1 D0
2
PROM during dummy write.
NO ACK from
master device
DATA
ADR INC
Rev.2.2
S
O
P
T
_00