ncp3127 ON Semiconductor, ncp3127 Datasheet - Page 7

no-image

ncp3127

Manufacturer Part Number
ncp3127
Description
Ncp3127 2 A Synchronous Pwm Switching Converter
Manufacturer
ON Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ncp3127ADR2G
Quantity:
2 500
General
intended to supply up to a 2 A load for DC−DC conversion
from 5 V and 12 V buses. The NCP3127 is a regulator that
has integrated high−side and low−side NMOSFETs
switches. The output voltage of the converter can be
precisely regulated down to 800 mV $1.0% when the V
pin is tied to V
to 350 kHz. A high gain operational transconductance
amplifier (OTA) is used for voltage mode control of the
power stage.
Duty Ratio and Maximum Pulse Width Limits
at an operating point defined by the ratio of the input to the
output voltage. The device can achieve a 75% duty ratio. The
NCP3127 has a preset off−time of approximately 150 ns,
which ensures that the bootstrap supply is charged every
switching cycle. The preset off time does not interfere with
the conversion of 12 V to 0.8 V.
Input Voltage Range (V
13.2 V with referenced to GND and V
rated at 13.2 V with respect to V
26.5 V with respect to GND.
External Enable/Disable
threshold at 3 V and V
starts to rise. The V
voltage exceeds 0.9 V. Once the 0.9 V threshold is exceeded,
the part starts to switch and the part is considered enabled.
When the COMP pin voltage is pulled below the 400 mV
threshold, it disables the PWM logic, the top MOSFET is
driven off, and the bottom MOSFET is driven on. In the
disabled mode, the OTA output source current is reduced to
10 mA.
pin, an open collector or open drain drive should be used as
shown in Figure 16:
The NCP3127 is a PWM synchronous buck regulator
In steady state DC operation, the duty ratio will stabilize
The input voltage range for both V
Once the input voltage has exceeded the boost and UVLO
When disabling the NCP3127 using the COMP / Disable
COMP
Figure 15. Enable/Disable Driver State Diagram
TG
BG
0.9 V
OUT
. The switching frequency is internally set
SW
IN
node is tri−stated until the COMP
IN
threshold at 4 V, the COMP pin
and BST)
SW
IN
, it can also tolerate
SW
and BST is 4.5 V to
. Although BST is
http://onsemi.com
FB
7
Gate Signal
Base Signal
Power Sequencing
two general purpose bipolar junction transistors or
MOSFETs. An example of the power sequencing circuit
using the external components is shown in Figure 17.
Input Voltage Shutdown Behavior
switching because the input supply reaches UVLO
threshold. Undervoltage Lockout (UVLO) is provided to
ensure that unexpected behavior does not occur when VCC
is too low to support the internal rails and power the
converter. For the NCP3127, the UVLO is set to permit
operation when converting from an input voltage of 5 V. If
the UVLO is tripped, switching stops, the internal SS is
discharged, and all MOSFET gates are driven low. The V
node enters a high impedance state and the output capacitors
discharge through the load with no ringing on the output
voltage.
External Soft−Start
which reduces inrush current and overshoot of the output
voltage. Soft−start is achieved by using the internal current
Power sequencing can be achieved with NCP3127 using
Input voltage shutdown occurs when the IC stops
The NCP3127 features an external soft−start function,
NCP3127
COMP
Figure 16. Recommended Disable Circuits
VSW
Disable
FB1
Disable
Figure 17. Power Sequencing
Enable
Enable
1.0V
MMBT3904
VIN
2N7002E
NCP3127
COMP
VSW
FB1
COMP
COMP
3.3 V
SW

Related parts for ncp3127