z8f1601 ZiLOG Semiconductor, z8f1601 Datasheet - Page 129

• Manufacturer Part Number: z8f1601
• Description: Z8 Encore!? Microcontroller With Flash Memory And 10-bit A/d Converter
• Manufacturer: ZiLOG Semiconductor

I
Overview
Operation
PS017609-0803
2
C Controller
SDA and SCL Signals
The I
tocol. The I
(SDA) and a serial clock signal (SCL). Features of the I
•
•
•
•
The I
The I
master is supported. Arbitration between two masters must be accomplished in software.
I
•
•
•
•
I
bit first. SCL is the common clock for the I
alternate functions are selected for their respective GPIO ports, the pins are automatically
configured for open-drain operation.
The master (I
can become skewed by a slow slave device. During the high period of the clock, the slave
pulls the SCL signal Low to suspend the transaction. When the slave has released the line,
the I
2
2
C supports the following operations:
C sends all addresses, data and acknowledge signals over the SDA line, most-significant
Transmit and Receive Operation in Master mode
Maximum data rate of 400kbit/sec
7- and 10-bit Addressing Modes for Slaves
Unrestricted Number of Data Bytes Transmitted per Transfer
Master transmits to a 7-bit slave
Master transmits to a 10-bit slave
Master receives from a 7-bit slave
Master receives from a 10-bit slave
2
2
2
2
C Controller continues the transaction. All data is transferred in bytes and there is no
C Controller makes the Z8F640x family device bus-compatible with the I
C Controller in the Z8F640x family device does not operate in Slave mode.
C Controller operates in Master mode to transmit and receive data. Only a single
2
C Controller consists of two bidirectional bus lines—a serial data signal
2
C) is responsible for driving the SCL clock signal, although the clock signal
2
C Controller. When the SDA and SCL pin
2
C Controller include:
Z8 Encore!
I2C Controller
2
C
TM
pro-
®
111