mc9s08gw32 Freescale Semiconductor, Inc, mc9s08gw32 Datasheet

no-image

mc9s08gw32

Manufacturer Part Number
mc9s08gw32
Description
8-bit Hcs08 Central Processor Unit Cpu
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08gw32CLH
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
mc9s08gw32CLK
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
8-Bit HCS08 Central Processor Unit (CPU)
On-Chip Memory
Power-Saving Modes
Clock Source Options
System Protection
Development Support
Freescale Semiconductor
Freescale Semiconductor
Data Sheet: Advance Information
Data Sheet: Advance Information
An Energy Efficient Solution by Freescale
MC9S08GW64 Series
Covers: MC9S08GW64 and
MC9S08GW32
© Freescale Semiconductor, Inc., 2010. All rights reserved.
PRELIMINARY-SUBJECT TO CHANGE WITHOUT NOTICE
This document contains information on a product under development. Freescale reserves the
right to change or discontinue this product without notice.
– New version of S08 core with same performace as traditional S08 and
– Up to 20 MHz CPU at 3.6 V to 2.15 V and up to 10 MHz CPU at 2.15
– HC08 instruction set with added BGND instruction
– Support for up to 48 interrupt/reset sources
– Flash read/program/erase over full operating voltage and temperature
– Random-access memory (RAM)
– Security circuitry to prevent unauthorized access to RAM and flash
– Two low power stop modes and reduced power wait mode
– Low power run and wait modes allow peripherals to run while voltage
– Peripheral clock gating register can disable clocks to unused modules,
– Very low power external oscillator that can be used in stop2 or stop3
– 6 μs typical wakeup time from stop3 mode
– Oscillator (XOSC1) — Loop-control Pierce oscillator; Crystal or
– Oscillator (XOSC2) — Loop-control Pierce oscillator; Crystal or
– Internal Clock Source (ICS) — Internal clock source module
– Watchdog computer operating properly (COP) reset with option to run
– Low-voltage warning with interrupt
– Low-voltage detection with reset or interrupt
– Illegal opcode and illegal address detection with reset
– Flash block protection
– Single-wire background debug interface
– Breakpoint capability to allow single breakpoint setting during
– Breakpoint (BKPT) debug module containing three comparators (A, B,
lower power
V to 1.8 V, across temperature range of –40 °C to 85 °C
contents
regulator is in standby
thereby reducing currents
modes to provide accurate clock source to real time counter
ceramic resonator of 32.768 kHz; Clock source for iRTC or ICS
ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz;
optional clock source for ICS
containing a frequency-locked-loop (FLL) controlled by internal or
external reference (XOSC1, XOSC2); precision trimming of internal
reference allows 0.2% resolution and 2% deviation over temperature
and voltage; supporting CPU/bus frequencies from 1 MHz to 20 MHz
from dedicated 1 kHz internal clock source or bus clock
in-circuit debugging (plus 3 more breakpoints in breakpoint unit)
and C) with ability to match addresses in 64 KB space. Each
Peripherals
Input/Output
Package Options
– LCD — up to 4×40 or 8×36 LCD driver with internal charge pump and
– ADC16 — two analog-to-digital converters; 16-bit resolution; one
– PRACMP —three rail to rail programmable reference analog
– SCI — four full duplex non-return to zero (NRZ); LIN master extended
– SPI— three full-duplex or single-wire bidirectional; double-buffered
– IIC — up to 100 kbps with maximum bus loading; multi-master
– FTM — 2-channel FTMs; selectable input capture, output compare, or
– IRTC — independent real-time clock, independent power domain, 32
– PCRC — 16/32 bit programmable cyclic redundancy check for
– MTIM — two 8-bit and one 16-bit timers; configurable clock inputs
– PDB — programmable delay block; optimized for scheduling ADC
– PCNT — position counter; working in stop3 mode without waking
– 57 GPIOs including one output-only pin
– Eight KBI interrupts with selectable polarity
– Hysteresis and configurable pullup device on all input pins;
– 80-pin LQFP, 64-pin LQFP
comparator can be used as hardware breakpoint. Full mode,
Comparator A compares address and Comparator B compares data.
Supports both tag and force breakpoints
option to provide an internally regulated LCD reference that can be
trimmed for contrast control
dedicated differential per ADC; up to 16-ch; up to 2.5 μs conversion
time for 12-bit mode; automatic compare function; hardware
averaging; calibration registers; temperature sensor; internal bandgap
reference channel; operation in stop3; fully functional from 3.6 V to 1.8
V
comparator; up to 8 inputs; on-chip programmable reference generator
output; selectable interrupt on rising, falling, or either edge of
comparator output; operation in stop3
break generation; LIN slave extended break detection; wakeup on
active edge; SCI0 designed for AMR operation; TxD of SCI1 and SCI2
can be modulated with timers and RxD can recieved through
PRACMP;
transmit and receive; master or slave mode; MSB-first or LSB-first
shifting; SPI0 designed for AMR opeartion
operation; programmable slave address; interrupt driven byte-by-byte
data transfer; supporting broadcast mode and 10-bit addressing;
supporting SM BUS functionality; can wake from stop3
buffered edge- or center-aligned PWM on each channel
bytes RAM, 32.768 kHz input clock optional output to ICS, hardware
calendar, hardware compensation due to crystal or temperature
characteristics, tamper detection and indicator
high-speed CRC calculation
and interrupt generation on overflow
conversions
CPU; can be used to generate waveforms like timer
configurable slew rate and drive strength on all output pins.
MC9S08GW64
Document Number: MC9S08GW64
80-LQFP
Case 917A
14 × 14
Rev. 1, 5/2010
64-LQFP
Case 840F
10 × 10

Related parts for mc9s08gw32

mc9s08gw32 Summary of contents

Page 1

... Data Sheet: Advance Information An Energy Efficient Solution by Freescale MC9S08GW64 Series Covers: MC9S08GW64 and MC9S08GW32 8-Bit HCS08 Central Processor Unit (CPU) – New version of S08 core with same performace as traditional S08 and lower power – MHz CPU at 3 2.15 V and MHz CPU at 2. 1.8 V, across temperature range of – ...

Page 2

Table of Contents 1 Devices in the MC9S08GW64 Series Pin Assignments . . . . . . . . . ...

Page 3

... MC9S08GW64 Series MCU Data Sheet, Rev. 1 Devices in the MC9S08GW64 Series MC9S08GW32 80-pin 64-pin LQFP LQFP 32,768 Bytes 2,048 Bytes 7-ch 7- 7-ch 7- yes yes yes yes yes 8-ch 2 yes ...

Page 4

Devices in the MC9S08GW64 Series 1 There are two 16-bit ADC modules, so two parallel conversions at two channels can be made simultaneously. 2 Each differential channel consists of two pins (DADPx and DADMx). 3 The I/O pins include one ...

Page 5

V /V DDA SSA V /V DDA SSA V /V REFH REFL V /V REFH REFL Port A,F,G,H: AD[20] ADC1 V V DDA/ SSA V /V REFH REFL Port A,F,G,H: AD[20] ADC0 V REFO VREG SS1 V ...

Page 6

Pin Assignments 2 Pin Assignments This section shows the pin assignments for the MC9S08GW64 series devices. PTE6/LCD24 PTE7/LCD25 PTF0/LCD26 PTF1/LCD27 PTF2/LCD28 PTF3/LCD29 PTF4/LCD30 PTF5/LCD31 PTF6/MTIMCLK/AD4/LCD32 PTF7/FTMCLK/AD5/LCD33 PTG0/MOSI1/AD6/LCD34 PTG1/MISO1/AD7/LCD35 PTG2/SCLK1/AD8/LCD36 PTG3/ /AD9/LCD37 SS1 PTG4/CMPOUT1/RxD3/AD10/LCD38 PTG5/CMPOUT2/TxD3/AD11/LCD39 PTG6/CMPP3/AD12/PCNT0/LCD40 PTG7/CMPP4/AD13/PCNT1/LCD41 PTH0/CMPP5/AD14/PCNT2/LCD42 PTH1/RTCCLKOUT/AD15/LCD43 Figure 2. ...

Page 7

PTE6/LCD24 PTE7/LCD25 PTF0/LCD26 PTF1/LCD27 PTF6/MTIMCLK/AD4/LCD32 PTF7/FTMCLK/AD5/LCD33 PTG0/MOSI1/AD6/LCD34 PTG1/MISO1/AD7/LCD35 PTG2/SCLK1/AD8/LCD36 PTG3/SS1/AD9/LCD37 PTG4/CMPOUT1/RxD3/AD10/LCD38 PTG5/CMPOUT2/TxD3/AD11/LCD39 PTG6/CMPP3/AD12/PCNT0/LCD40 PTG7/CMPP4/AD13/PCNT1/LCD41 PTH0/CMPP5/AD14/PCNT2/LCD42 PTH1/RTCCLKOUT/AD15/LCD43 Figure 3. MC9S08GW64 Series in 64-Pin LQFP Package Table 2. Pin Availability by Package Pin-Count 80 64 Port Pin 1 1 PTE6 2 2 ...

Page 8

Pin Assignments Table 2. Pin Availability by Package Pin-Count (continued Port Pin 7 PTF4 8 PTF5 9 5 PTF6 10 6 PTF7 11 7 PTG0 12 8 PTG1 13 9 PTG2 14 10 PTG3 15 11 PTG4 16 ...

Page 9

Table 2. Pin Availability by Package Pin-Count (continued Port Pin PTB0 PTB1 46 38 RESET 47 39 PTB2 PTB3 ...

Page 10

Electrical Characteristics Table 2. Pin Availability by Package Pin-Count (continued Port Pin LL2 LL1 CAP2 CAP1 1 TAMPER0 pin is dedicatedly used for Battery Removal Tamper ...

Page 11

Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either the programmable pull-up resistor associated with the pin is enabled Supply voltage ...

Page 12

Electrical Characteristics The average chip-junction temperature (T where: = Ambient temperature, ° θ = Package thermal resistance, junction-to-ambient, °C int I/O × Watts — chip internal ...

Page 13

Table 7. ESD and Latch-Up Protection Characteristics No. 1 Human body model (HBM) 2 Machine Model (MM) 3 Charge device model (CDM) Latch-up current Parameter is achieved by design characterization on a small sample size from ...

Page 14

Electrical Characteristics Num C Characteristic 8 P Input high all digital inputs voltage Input low all digital inputs voltage Input all digital inputs hysteresis 11 P Input all input only pins leakage (per pin) ...

Page 15

Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250nA. 3 All functional non-supply ...

Page 16

Electrical Characteristics VOL vs IOL (High Drive) 1.00 0.90 0.80 0.70 0.60 0.50 0.40 0.30 0.20 0.10 0. IOL Figure 6. Typical Low-Side Driver (Sink) Characteristics(Non LCD pins) VOH vs IOH (Low ...

Page 17

VOL vs IOL (Low Drive) 1.60 1.40 1.20 1.00 0.80 0.60 0.40 0.20 0. IOL(mA) Figure 9. Typical Low-Side Driver (Sink) Characteristics(LCD/GPIO pins) VOL vs IOL (High Drive) 1.00 0.90 0.80 0.70 0.60 0.50 ...

Page 18

Electrical Characteristics VOH vs IOH (High Drive) 1.40 1.20 1.00 0.80 0.60 0.40 0.20 0. -10 IOH(mA) Figure 12. Typical High-Side (Source) Characteristics(LCD/GPIO pins) 3.7 Supply Current Characteristics This section includes information about power supply ...

Page 19

Num C Parameter 8 T Wait mode supply current LPRS = 1, all modules off T 9 Stop2 mode supply current Stop3 mode supply current No clocks active Typical values are measured at 25°C. ...

Page 20

Electrical Characteristics Num C Parameter ADC 9 T LCD PCNT PCNT 1 Not available in stop2 mode. 3.8 External Oscillator (XOSCVLP) Characteristics Reference Figure 13 and Figure 14 for crystal or ...

Page 21

Table 11. XOSCVLP and ICS Specifications (Temperature Range = –40 to 85°C Ambient) Num Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode 1 Data in Typical column was ...

Page 22

Electrical Characteristics Table 12. ICS Frequency Specifications (Temperature Range = –40 to 85°C Ambient) (continued) Num C Characteristic 4 P DCO output frequency range - untrimmed 5 P DCO output frequency range - trimmed 6 Resolution of trimmed DCO output ...

Page 23

Figure 15. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V) 3.10 AC Characteristics This section describes timing characteristics for each peripheral system. Freescale Semiconductor PRELIMINARY-SUBJECT TO CHANGE WITHOUT NOTICE MC9S08GW64 Series MCU Data Sheet, Rev. 1 Electrical ...

Page 24

Electrical Characteristics 3.10.1 Control Timing Num C 1 Bus frequency (t = 1/f D cyc 2 D Internal low power oscillator period 3 D External reset pulse width 4 D Reset low drive 5 BKGD/MS setup time after issuing background ...

Page 25

IRQ/KBIPx IRQ/KBIPx 3.10.2 Timer (TPM/FTM) Module Timing Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the ...

Page 26

Electrical Characteristics 3.10.3 SPI Timing Table 15 and Figure 19 through Figure 22 No. C — Operating frequency D Master Slave SPSCK period 1 D Master Slave Enable lead time 2 D Master Slave Enable lag time 3 D Master ...

Page 27

SS (OUTPUT) 2 SPSCK (CPOL = 0) (OUTPUT) SPSCK (CPOL = 1) (OUTPUT MISO 2 MS BIN (INPUT) 9 MOSI MSB OUT (OUTPUT) NOTES output mode (DDS7 = 1, SSOE = 1). 2. LSBF = ...

Page 28

Electrical Characteristics SS (INPUT) SPSCK (CPOL = 0) (INPUT) 2 SPSCK (CPOL = 1) (INPUT) 7 MISO SLAVE MSB OUT (OUTPUT) 5 MOSI MSB IN (INPUT) NOTE: 1. Not defined but normally MSB of character just received. SS (INPUT) 2 ...

Page 29

Analog Comparator (PRACMP) Electricals N C Characteristic 1 D Supply voltage 2 C Supply current (active) (PRG enabled Supply current (active) (PRG disabled Supply current (ACMP and PRG all disabled Analog input voltage ...

Page 30

Electrical Characteristics Charact Num Conditions eristic Ref 5 Voltage Low Input 6 Voltage Input 16-bit modes 7 Capacit 8/10/12-bit modes ance Input 8 Resista nce 16 bit modes f > 8MHz ADCK 9 4MHz < f ADCK f < 4MHz ...

Page 31

– Figure 23. ADC Input Impedance Equivalency Diagram Table 18. 16-bit ADC Characteristics full operating range(V Characteristic Conditions Supply Current ADLPC = 1, ADHSC = 0 ADLPC = 0, ADHSC = 0 ADLPC=0, ...

Page 32

Electrical Characteristics Table 19. 16-bit ADC Characteristics(V Characteristic Conditions Total 16-bit differential mode Unadjusted 16-bit single-ended mode Error 13-bit differential mode 12-bit single-ended mode 11-bit differential mode 10-bit single-ended mode 9-bit differential mode 8-bit single-ended mode Differential 16-bit differential mode ...

Page 33

Table 19. 16-bit ADC Characteristics(V Characteristic Conditions Full-Scale 16-bit differential mode Error 16-bit single-ended mode 13-bit differential mode 12-bit single-ended mode 11-bit differential mode 10-bit single-ended mode 9-bit differential mode 8-bit single-ended mode Quantization 16 bit modes Error <13 bit ...

Page 34

Electrical Characteristics 1 All accuracy numbers assume the ADC is calibrated with V = 3.0 V, Temp = 25 ° Typical values assume V DDAD only and are not tested in production LSB = (V ...

Page 35

LCD Specifications C Characteristic D LCD Frame Frequency D LCD Charge Pump Capacitance D LCD Bypass Capacitance D LCD Glass Capacitance D V IREG D V TRIM Resolution IREG D V Ripple IREG 1 V Max can not exceed ...

Page 36

Ordering Information 2 These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase. 3 The program and erase currents are additional to the standard ...

Page 37

Freescale Semiconductor PRELIMINARY-SUBJECT TO CHANGE WITHOUT NOTICE MC9S08GW64 Series MCU Data Sheet, Rev. 1 Package Information and Mechanical Drawings 37 ...

Page 38

... For information on Freescale’s Environmental Products program http://www.freescale.com/epp. Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. ARM is the registered trademark of ARM Limited. ARM7TDMI-S is the trademark of ARM Limited ...

Related keywords