lf3310 LOGIC Devices Incorporated, lf3310 Datasheet - Page 15

no-image

lf3310

Manufacturer Part Number
lf3310
Description
Horizontal / Vertical Digital Image Filter
Manufacturer
LOGIC Devices Incorporated
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
lf3310QC12
Manufacturer:
LOGIC
Quantity:
20 000
DEVICES INCORPORATED
takes 5S or 3S clock cycles to load S
round or limit registers respectively.
Therefore, it takes 256 clock cycles to
update all round and limit registers
(both horizontal and vertical).
Assuming an 83 MHz clock rate, all
horizontal and vertical Round/Limit
registers can be updated in 3.08 µs.
The coefficient banks and
Configuration/Control Registers are
not loaded with data until all data
values for the specified address are
loaded into the LF Interface
R = Reserved. Must be set to “0”.
* This bit represents the LSB of the Round Register.
** This bit represents the MSB of the Round Register.
1st Word - Address
2nd Word - Data
1st Word - Address
2nd Word - Data
3rd Word - Data
4th Word - Data
5th Word - Data
T
T
ABLE
ABLE
16. C
17. R
ONFIGURATION
OUND
H/VCF
H/VCF
R
R
R
R
R
0
0
1
EGISTER
11
11
TM
. In
H/VCF
H/VCF
R
R
R
R
R
0
0
0
EGISTER
L
10
10
OADING
H/VCF
H/VCF
other words, the coefficient banks are
not written to until all eight coeffi-
cients have been loaded into the LF
Interface
written to until all four data values are
loaded.
After the last data value is loaded, the
interface will expect a new address
value on the next clock cycle. After
the next address value is loaded, data
loading will begin again as previously
discussed. As long as data is
R
R
R
R
1
0
0
L
F
9
9
OADING
ORMAT
H/VCF
H/VCF
TM
R
R
R
R
0
0
0
. A round register is not
8
8
F
ORMAT
H/VCF
H/VCF
0**
0
0
0
1
1
1
15
7
7
Horizontal / Vertical Digital Image Filter
H/VCF
H/VCF
0
0
0
0
1
0
1
6
6
H/VCF
H/VCF
0
0
0
1
1
0
1
5
5
H/VCF
H/VCF
loaded into the interface, HLD must
remain LOW. After all desired
coefficient banks and Configuration/
Control Registers are loaded with
data, the LF Interface
abled. This is done by setting HLD
HIGH on the clock cycle after the
clock cycle which latches the last data
value. It is important that the LF
Interface
loading data into it.
The horizontal coefficient banks may
0
0
0
0
1
0
1
Video Imaging Products
4
4
H/VCF
H/VCF
TM
0
0
1
0
0
0
0
remain disabled when not
3
3
H/VCF
H/VCF
1
0
1
0
1
0
1
2
2
TM
H/VCF
H/VCF
must be dis-
9/14/2005-LDS.3310-I
0
1
0
1
0
1
1
LF3310
1
1
H/VCF
H/VCF
0*
0
1
0
0
1
0
0
0

Related parts for lf3310