xr16m654 Exar Corporation, xr16m654 Datasheet - Page 7

• Manufacturer Part Number: xr16m654
• Description: 1.62v To 3.63v Quad Uart With 64-byte Fifo
• Manufacturer: Exar Corporation

REV. 1.0.0
Pin Description
TXRDYC#
TXRDYD#
RXRDYA#
RXRDYB#
RXRDYC#
RXRDYD#
TXRDYA#
TXRDYB#
RXRDY#
TXRDY#
INTSEL
(N.C.)
N
INTC
INTD
INTB
AME
48-QFN
P
10
26
32
38
IN
-
-
-
-
-
-
-
-
-
-
#
64-LQFP
P
12
37
43
IN
-
-
-
-
-
-
-
-
-
-
-
#
68-PLCC
P
21
49
55
65
39
38
IN
-
-
-
-
-
-
-
-
#
80-LQFP
P
14
48
54
67
35
34
IN
-
-
-
-
-
-
-
-
#
100-QFP
7
P
100
1.62V TO 3.63V QUAD UART WITH 64-BYTE FIFO
IN
18
63
69
87
25
56
81
31
50
82
45
44
5
#
T
YPE
O
O
O
O
O
I
UART channels A-D Transmitter Ready
(active low). The outputs provide the TX
FIFO/THR status for transmit channels A-D.
See
leave them unconnected.
When 16/68# pin is HIGH for Intel bus inter-
face, these ouputs become the interrupt
outputs for channels B, C, and D. The out-
put state is defined by the user through the
software setting of MCR[3]. The interrupt
outputs are set to the active mode when
MCR[3] is set to a logic 1 and are set to the
three state mode when MCR[3] is set to a
logic 0 (default). See MCR[3].
When 16/68# pin is LOW for Motorola bus
interface, these outputs are unused and will
stay at logic zero level. Leave these out-
puts unconnected.
Interrupt Select (active high, input with
internal pull-down).
When 16/68# pin is HIGH for Intel bus inter-
face, this pin can be used in conjunction
with MCR bit-3 to enable or disable the INT
A-D pins or override MCR bit-3 and enable
the interrupt outputs. Interrupt outputs are
enabled continuously when this pin is
HIGH. MCR bit-3 enables and disables the
interrupt output pins. In this mode, MCR
bit-3 is set to a logic 1 to enable the continu-
ous output. See MCR bit-3 description for
full detail. This pin must be LOW in the
Motorola bus interface mode. For the 64
pin packages, this pin is bonded to VCC
internally in the XR16M654D so the INT
outputs operate in the continuous interrupt
mode. This pin is bonded to GND internally
in the XR16M654 and therefore requires
setting MCR bit-3 for enabling the interrupt
output pins.
UART channels A-D Receiver Ready
(active low). This output provides the RX
FIFO/RHR status for receive channels A-D.
See
leave them unconnected.
Transmitter Ready (active low). This output
is a logically ANDed status of TXRDY# A-
D. See
leave it unconnected.
Receiver Ready (active low). This output is
a logically ANDed status of RXRDY# A-D.
See
it unconnected.
Table
Table
Table
Table
5. If this output is unused, leave
5. If these outputs are unused,
5. If these outputs are unused,
5. If this output is unused,
D
ESCRIPTION
XR16M654/654D