xr16v2552il32 Exar Corporation, xr16v2552il32 Datasheet - Page 21

no-image

xr16v2552il32

Manufacturer Part Number
xr16v2552il32
Description
High Performance Duart With 16-byte Fifo
Manufacturer
Exar Corporation
Datasheet
REV. 1.0.2
Each of the UART channel in the V2552 has its own set of configuration registers selected by address lines A0,
A1 and A2 with CS# or CHSEL selecting the channel. The complete register set is shown on
Table
3.0 UART INTERNAL REGISTERS
9.
A
A2 A1 A0
DDRESSES
0
0
0
0
0
0
0
0
0
1
1
1
1
0
1
1
1
1
0
0 0
0 1
1 0
1 0
0 0
0 1
0 1
1 0
1 1
0 0
0 1
1 0
1 1
1 0
0 0
0 1
1 0
1 1
0 0
T
ABLE
RHR - Receive Holding Register
THR - Transmit Holding Register
DLL - Divisor LSB
DLM - Divisor MSB
AFR - Alternate Function Register
DLD - Divisor Fractional
DREV - Device Revision Code
DVID - Device Identification Code
IER - Interrupt Enable Register
ISR - Interrupt Status Register
FCR - FIFO Control Register
LCR - Line Control Register
MCR - Modem Control Register
LSR - Line Status Register
MSR - Modem Status Register
SPR - Scratch Pad Register
EFR - Enhanced Function Register
Xon-1 - Xon Character 1
Xon-2 - Xon Character 2
Xoff-1 - Xoff Character 1
Xoff-2 - Xoff Character 2
8: UART CHANNEL A AND B UART INTERNAL REGISTERS
16C550 C
R
EGISTER
E
NHANCED
OMPATIBLE
21
HIGH PERFORMANCE DUART WITH 16-BYTE FIFO
R
EGISTERS
R
EGISTERS
R
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read/Write
Read-only
Read-only
Read-only
Read-only
Read-only
Read-only
Write-only
Write-only
EAD
/W
RITE
LCR[7] = 1, LCR ≠ 0xBF,
LCR[7] = 1, LCR ≠ 0xBF,
LCR[7] = 1, LCR ≠ 0xBF
LCR[7] = 1, LCR ≠ 0xBF
DLL, DLM = 0x00,
LCR = 0xBF
LCR ≠ 0xBF
C
LCR[7] = 0
EFR[4] = 0
EFR[4] = 1
LCR[7] = 0
XR16V2552
OMMENTS
Table 8
and

Related parts for xr16v2552il32