xr16v654 Exar Corporation, xr16v654 Datasheet - Page 33
![no-image](/images/manufacturer_photos/0/2/243/exar_corporation_sml.jpg)
xr16v654
Manufacturer Part Number
xr16v654
Description
2.25v To 3.6v Quad Uart With 64-byte Fifo
Manufacturer
Exar Corporation
Datasheet
1.XR16V654.pdf
(58 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16v654DIV-F
Manufacturer:
Exar
Quantity:
260
Company:
Part Number:
xr16v654DIV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IJ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IL-F
Manufacturer:
TI
Quantity:
1 600
Part Number:
xr16v654IL-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
Company:
Part Number:
xr16v654IQ-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Company:
Part Number:
xr16v654IV-F
Manufacturer:
EXAR
Quantity:
140
Company:
Part Number:
xr16v654IV-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16v654IV-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
REV. 1.0.1
The Line Control Register is used to specify the asynchronous data communication format. The word or
character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this
register.
LCR[1:0]: TX and RX Word Length Select
These two bits specify the word length to be transmitted or received.
LCR[2]: TX and RX Stop-bit Length Select
The length of stop bit is specified by this bit in conjunction with the programmed word length.
LCR[3]: TX and RX Parity Select
Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data
integrity check. See
•
•
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
•
•
4.6
Logic 0 = No parity.
Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the
data character received.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
Line Control Register (LCR) - Read/Write
Table 13
for parity selection summary below.
BIT-1
BIT-2
0
0
1
1
0
1
1
LENGTH
BIT-0
5,6,7,8
W
6,7,8
0
1
0
1
ORD
5
33
2.25V TO 3.6V QUAD UART WITH 64-BYTE FIFO
S
W
TOP BIT LENGTH
(B
ORD LENGTH
5 (default)
1 (default)
IT TIME
1-1/2
6
7
8
2
(
S
))
XR16V654/654D