xr16c854iv Exar Corporation, xr16c854iv Datasheet
xr16c854iv
Available stocks
Related parts for xr16c854iv
xr16c854iv Summary of contents
Page 1
AUGUST 2005 GENERAL DESCRIPTION 1 The XR16C854/854D (854 enhanced quad Universal Asynchronous Receiver and Transmitter (UART) each with 128 bytes of transmit and receive FIFOs, transmit and receive FIFO counters and trigger levels, automatic hardware and software ...
Page 2
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO IGURE IN UT SSIGNMENT OR TXRDYD# 81 RXRDYD# 82 CDD RID# RXD 85 VCC 86 INTSEL ...
Page 3
... DTRB# 15 CTSB# 16 ORDERING INFORMATION P N ART UMBER XR16C854CJ 68-Lead PLCC XR16C854IJ 68-Lead PLCC XR16C854CV 64-Lead LQFP XR16C854IV 64-Lead LQFP XR16C854DCV 64-Lead LQFP XR16C854DIV 64-Lead LQFP XR16C854CQ 100-Lead QFP XR16C854IQ 100-Lead QFP 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO PLCC ...
Page 4
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO PIN DESCRIPTIONS Pin Description 64-LQFP 100-QFP 68-PLCC N AME DATA BUS INTERFACE ...
Page 5
REV. 3.0.1 Pin Description 64-LQFP 100-QFP 68-PLCC N AME CSD (N.C.) INTA 6 15 (IRQ#) INTB 12 21 INTC 37 49 INTD 43 55 (N.C.) INTSEL - 65 TXRDYA ...
Page 6
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO Pin Description 64-LQFP 100-QFP 68-PLCC N AME TXRDY RXRDY FSRS MODEM OR SERIAL I/O INTERFACE TXA 8 17 TXB ...
Page 7
REV. 3.0.1 Pin Description 64-LQFP 100-QFP 68-PLCC N AME CDA CDB CDC CDD RIA RIB RIC RID ...
Page 8
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO Pin Description 64-LQFP 100-QFP 68-PLCC N AME N. Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain. Factory Test ...
Page 9
REV. 3.0.1 1.0 PRODUCT DESCRIPTION The XR16C854 (854) integrates the functions of 4 enhanced 16C550 Universal Asynchronous Receiver and Transmitter (UART). Each UART is independently controlled having its own set of device configuration registers. The configuration registers set is ...
Page 10
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 2.0 FUNCTIONAL DESCRIPTIONS 2.1 CPU Interface The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The 854 ...
Page 11
REV. 3.0.1 2.2 5-Volt Tolerant Inputs For devices that have top mark date code "F2 YYWW" and newer, the 854 can accept a voltage 5.5V on any of its inputs (except XTAL1) when operating from 2.97V ...
Page 12
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 2.6 Channels A-D Internal Registers Each UART channel in the 854 has a set of enhanced registers for control, monitoring and data loading and unloading. The configuration register set is compatible ...
Page 13
REV. 3.0 TXRDY# ABLE AND FCR -0=0 BIT P INS (FIFO D ) ISABLED byte RXRDY data 0 = THR empty TXRDY byte in THR 2.9 Crystal Oscillator or ...
Page 14
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO IGURE AUD ATE Crystal XTAL1 Osc/ XTAL2 Buffer ABLE YPICAL DATA RATES WITH A O Data Rate O Data Rate UTPUT UTPUT MCR Bit-7=1 ...
Page 15
REV. 3.0 IGURE RANSMITTER PERATION IN NON Data Byte 16X Clock 2.11.3 Transmitter Operation in FIFO Mode The host may fill the transmit FIFO with up to 128 bytes of transmit data. The THR empty ...
Page 16
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 2.12.1 Receive Holding Register (RHR) - Read-Only The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data ...
Page 17
REV. 3.0.1 2.13 Auto RTS Hardware Flow Control Automatic RTS hardware flow control is used to prevent data overrun to the local receiver FIFO. The RTS# output is used to request remote unit to suspend/resume data transmission. The auto ...
Page 18
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO F 11. A RTS CTS F IGURE UTO AND Local UART UARTA Receiver FIFO Trigger Reached Auto RTS Trigger Level Transmitter Auto CTS Monitor Assert RTS# to Begin Transmission 1 RTSA# ...
Page 19
REV. 3.0.1 2.16 Auto Xon/Xoff (Software) Flow Control When software flow control is enabled characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) match the programmed values, the 854 will halt transmission as soon as the ...
Page 20
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO The infrared encoder and decoder are enabled by setting MCR register bit ‘1’. When the infrared feature is enabled, the transmit data output, TX, idles at logic zero level. ...
Page 21
REV. 3.0.1 The 854 resumes normal operation by any of the following: a receive data start bit transition (logic ■ a data byte is loaded to the transmitter, THR or FIFO ■ a change of logic ...
Page 22
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO F 13 IGURE NTERNAL OOP Transmit Shift Register Receive Shift Register B C A-D ACK IN HANNELS VCC (THR/FIFO) MCR bit-4=1 (RHR/FIFO) VCC RTS# CTS# VCC DTR# DSR# OP1# ...
Page 23
REV. 3.0.1 3.0 UART INTERNAL REGISTERS Each UART channel in the 854 has its own set of configuration registers selected by address lines A0, A1 and A2 with a specific channel selected (See and Table UART ...
Page 24
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO . T 9: INTERNAL REGISTERS DESCRIPTION. ABLE DDRESS EG EAD A2- AME RITE RHR RD Bit ...
Page 25
REV. 3.0 INTERNAL REGISTERS DESCRIPTION. ABLE DDRESS EG EAD A2- AME RITE DLL RD/WR Bit DLM RD/WR Bit DREV ...
Page 26
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 4.0 INTERNAL REGISTER DESCRIPTIONS 4.1 Receive Holding Register (RHR) - Read- Only SEE”RECEIVER” ON PAGE 15. 4.2 Transmit Holding Register (THR) - Write-Only SEE”TRANSMITTER” ON PAGE 14. 4.3 Interrupt Enable Register ...
Page 27
REV. 3.0.1 IER[3]: Modem Status Interrupt Enable • Logic 0 = Disable the modem status register interrupt (default). • Logic 1 = Enable the modem status register interrupt. IER[4]: Sleep Mode Enable (requires EFR[ • Logic 0 ...
Page 28
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO ] T ABLE P ISR R RIORITY EGISTER EVEL ...
Page 29
REV. 3.0.1 FCR[2]: TX FIFO Reset This bit is only active when FCR bit ‘1’. • Logic transmit FIFO reset (default). • Logic 1 = Reset the transmit FIFO pointers and FIFO level counter ...
Page 30
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO T 11: T ABLE RANSMIT AND FCTR FCTR FCR FCR ...
Page 31
REV. 3.0.1 LCR[3]: TX and RX Parity Select Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data integrity check. See Table 12 for parity selection summary ...
Page 32
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 4.7 Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs. MCR[0]: DTR# Output The ...
Page 33
REV. 3.0.1 MCR[6]: Infrared Encoder/Decoder Enable • Logic 0 = Enable the standard modem receive and transmit input/output interface (default). • Logic 1 = Enable infrared IrDA receive and transmit inputs/outputs. The TX/RX output/input are routed to the infrared ...
Page 34
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO LSR[6]: THR and TSR Empty Flag This bit is set to a logic 1 whenever the transmitter goes idle set to logic 0 whenever either the THR or TSR ...
Page 35
REV. 3.0.1 MSR[7]: CD Input Status CD# (active high, logical 1). Normally this bit is the compliment of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the MCR register. The CD# input may ...
Page 36
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO EMSR[5:4]: Extended RTS Hysteresis EMSR EMSR[7:6]: Reserved 4.12 FIFO Level Register (FLVL) ...
Page 37
REV. 3.0.1 4.17 FIFO Data Count Register (FC) - Read-Only This register is accessible when LCR = 0xBF. Note that this register is not identical to the FIFO Level Count Register which is located in the general register set ...
Page 38
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO EFR[3:0]: Software Flow Control Select Single character and dual sequential characters software flow control is supported. Combinations of software flow control can be selected by programming these bits. T ABLE EFR ...
Page 39
REV. 3.0.1 EFR[6]: Auto RTS Flow Control Enable RTS# output may be used for hardware flow control by setting EFR bit-6 to logic 1. When Auto RTS is selected, an interrupt will be generated when the receive FIFO is ...
Page 40
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO T 18: UART RESET CONDITIONS FOR CHANNELS A-D ABLE REGISTERS DLL DLM RHR THR IER FCR ISR LCR MCR LSR MSR SPR EMSR FLVL TRG FC FCTR EFR XON1 XON2 XOFF1 ...
Page 41
REV. 3.0.1 ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS Power Supply Range Voltage at Any Pin Operating Temperature Storage Temperature Package Dissipation TYPICAL PACKAGE THERMAL RESISTANCE DATA (M Thermal Resistance (64-LQFP) Thermal Resistance (68-PLCC) Thermal Resistance (100-QFP) DC ELECTRICAL CHARACTERISTICS TA=0 ...
Page 42
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO AC ELECTRICAL CHARACTERISTICS TA (-40 + FOR INDUSTRIAL GRADE PACKAGE S P YMBOL ARAMETER CLK Clock Pulse Duration OSC Oscillator Frequency OSC ...
Page 43
REV. 3.0.1 AC ELECTRICAL CHARACTERISTICS TA (-40 + FOR INDUSTRIAL GRADE PACKAGE S P YMBOL ARAMETER TSI Delay From Stop To Interrupt TINT Delay From Initial INT Reset To Transmit ...
Page 44
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO F 16 IGURE ODE NTEL ATA A0-A7 Valid Address T AS CS# IOR# T RDV D0- IGURE ODE NTEL ...
Page 45
REV. 3.0 IGURE ODE OTOROLA A0-A7 T ADS CS# T RWS R/W# T RDA D0- IGURE ODE OTOROLA A0-A7 Valid Address T ADS CS# T ...
Page 46
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO F 20 & I IGURE ECEIVE EADY NTERRUPT RX Start D0:D7 Bit INT RXRDY# IOR# (Reading data out of RHR & I IGURE RANSMIT EADY ...
Page 47
REV. 3.0 & I IGURE ECEIVE EADY NTERRUPT Start Bit RX S D0:D7 S D0:D7 Stop Bit INT T SSR RXRDY# First Byte is Received in RX FIFO IOR# (Reading data out of RX FIFO) ...
Page 48
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO F 24 & I IGURE RANSMIT EADY NTERRUPT Start TX FIFO Bit Empty TX S D0:D7 (Unloading) IER[1] ISR is read enabled INT* TX FIFO fills up Data in ...
Page 49
REV. 3.0.1 PACKAGE DIMENSIONS 64 LEAD LOW-PROFILE QUAD FLAT PACK ( 1.4 mm LQFP) A Seating Plane Note: The control dimension is the millimeter column SYMBOL α ...
Page 50
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 68 LEAD PLASTIC LEADED CHIP CARRIER (PLCC Note: The control dimension is the inch column SYMBOL ...
Page 51
REV. 3.0.1 100 LEAD PLASTIC QUAD FLAT PACK ( QFP, 1.95 mm Form) 81 100 A A Seating Plane A 1 Note: The control dimension is the millimeter column SYMBOL ...
Page 52
... Updated the 1.4mm-thick Quad Flat Pack package description from "TQFP" to "LQFP" consistent with the JEDEC and Industry norms. EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement ...
Page 53
REV. 3.0.1 GENERAL DESCRIPTION................................................................................................. 1 F ..................................................................................................................................................... 1 EATURES A ............................................................................................................................................... 1 PPLICATIONS F 1. XR16C854 B D IGURE LOCK IAGRAM IGURE IN UT SSIGNMENT IGURE ...
Page 54
XR16C854/854D 2.97V TO 5.5V QUAD UART WITH 128-BYTE FIFO 4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION ................................................................ 26 4.4 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY ............................................................................... 27 4.4.1 INTERRUPT GENERATION: ...................................................................................................................................... 27 4.4.2 INTERRUPT CLEARING: ........................................................................................................................................... 27 T 10: ...