wm8802scft/v Wolfgang Knap, wm8802scft/v Datasheet - Page 46
wm8802scft/v
Manufacturer Part Number
wm8802scft/v
Description
Digital Audio Interface Transceiver
Manufacturer
Wolfgang Knap
Datasheet
1.WM8802SCFTV.pdf
(65 pages)
- Current page: 46 of 65
- Download datasheet (506Kb)
WM8802
w
REGISTER ADDRESS
Command address: 5
CCB address: 0xE8;
Clock source; RDA TA output setting:
When the oscillation amplifier is set to permanent continuous operation using AMPOPR[0:1] or if
changes are set not to be reflected to the error flag using FSERR, OCKSEL and RCKSEL can switch
the clock source while maintaining the RERR status. However, RERR outputs an error during
switching if none of these settings are performed.
A clock synchronized to the SDIN input data is selected to input data to SDIN.
The XIN source can be switched while maintaining the PLL locked status. However, since clock and
data output switching can be set individually for each, it is recommended to select mute or SDIN data
for the output data during XIN source switching.
If AMPOPR[0:1] is set to automatically stop the oscillation amplifier during PLL locked, XIN source
switching from the PLL locked status is executed only after the resonator is oscillating stably. Output
data switching is also done at this time according to XIN source switching.
SELMTD
OCKSEL
RCKSEL
RDTSEL
RDTSTA
RDTMUT
DI15
DI7
0
0
RDTMUT
DI14
DI6
1
RDTSTA
Output clock source switching setting
0: Simultaneously switch R system and S system according to
OCKSEL. (initial value)
1: Switch R system according to RCKSEL and fix S system to XIN.
Clock source setting when SELMTD = 0
0: Use XIN clock as source during PLL lock. (initial value)
1: Use XIN clock as source regardless of PLL status.
Clock source setting when SELMTD = 1
0: Use XIN clock as source during PLL lock. (initial value)
1: Use XIN clock as source regardless of PLL status.
RDATA output setting during PLL unlock
0: Output SDIN data during PLL unlock. (initial value)
1. Mute during PLL unlock.
RDATA output setting
0: According to RDTSEL (initial value)
1: Output SDIN input data regardless of PLL status.
RDATA mute setting
0: Output data selected with RDTSEL.
1: Muted
DI13
DI5
0
RDTSEL
DI12
DI4
1
DI11
DI3
0
0
RCKSEL
DI10
DI2
0
OCKSEL
PP Rev 1.1 April 2004
CAU
DI1
DI9
Product Preview
SELMTD
CAL
DI0
DI8
46
Related parts for wm8802scft/v
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Connector Is Made Of Glassfbre Reinforced
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Panelmounted Receptacle Is Made Of Glassfbre Reinforced Plastic
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Cable-mounted Receptacles
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Back Shell With Pg-/m-thread
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Back Shell With Cable Gland
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
90° Angled Adapters
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Pre-assembled Cables
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Connector Comprises A Diecast Zinc Shell
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Direct-to-air Peltierkühler Serie Da
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Low Power Clock Oscillator 32.768 Khz
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Connector Is Made Of Glassfbre Reinforced
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Panelmounted Receptacle Is Made Of Glassfbre Reinforced Plastic
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Cable-mounted Receptacles
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Back Shell With Pg-/m-thread
Manufacturer:
Wolfgang Knap
Datasheet:
Part Number:
Description:
Back Shell With Cable Gland
Manufacturer:
Wolfgang Knap
Datasheet: