cp3cn23 National Semiconductor Corporation, cp3cn23 Datasheet - Page 161
![no-image](/images/no-image-200.jpg)
cp3cn23
Manufacturer Part Number
cp3cn23
Description
Cp3cn23 Reprogrammable Connectivity Processor With Dual Can Interfaces
Manufacturer
National Semiconductor Corporation
Datasheet
1.CP3CN23.pdf
(246 pages)
- Current page: 161 of 246
- Download datasheet (3Mb)
INTEN
ACK
GCMEN
NMINTE
STASTRE
The Interrupt Enable bit controls generating
ACB interrupts. When the INTEN bit is cleared
ACB interrupt is disabled. When the INTEN bit
is set, interrupts are enabled.
0 – ACB interrupts disabled.
1 – ACB interrupts enabled.
An interrupt is generated (the interrupt signals
to the ICU is high) on any of the following
events:
T An address MATCH is detected (ACB-
T A Bus Error occurs (ACBST.BERR = 1).
T Negative acknowledge after sending a
T An interrupt is generated on acknowledge
T If ACBCTL1.STASTRE = 1, in master
T Detection of a Stop Condition while in
The Acknowledge bit holds the value this de-
vice sends in master or slave mode during the
next acknowledge cycle. Setting this bit to 1
instructs the transmitting device to stop send-
ing data, since the receiver either does not
need, or cannot receive, any more data. This
bit is cleared after the first acknowledge cycle.
This bit is ignored when in transmit mode.
The Global Call Match Enable bit enables the
match of an incoming address byte to the gen-
eral call address (Start Condition followed by
address byte of 00h) while the ACB is in slave
mode. When cleared, the ACB does not re-
spond to a global call.
0 – Global call matching disabled.
1 – Global call matching enabled.
The New Match Interrupt Enable controls
whether ACB interrupts are generated on new
matches. Set the NMINTE bit to enable the in-
terrupt on a new match (i.e., when ACB-
ST.NMATCH is set). The interrupt is issued
only if the ACBCTL1.INTEN bit is set.
0 – New match interrupts disabled.
1 – New match interrupts enabled.
The Stall After Start Enable bit enables the
stall after start mechanism. When enabled,
the ACB is stalled after the address byte.
When the STASTRE bit is clear, the ACB-
ST.STASTR bit is always clear.
0 – No stall after start.
1 – Stall-after-start enabled.
ST.NMATCH = 1) and the NMINTE bit is
set.
byte (ACBST.NEGACK = 1).
of each transaction (same as hardware
setting the ACBST.SDAST bit).
mode
(ACBST.STASTR = 1).
slave receive mode (ACBST.SLVSTP = 1).
after
a
successful
start
161
22.3.5
The ACBCTL2 register is a byte-wide, read/write register
that controls the module and selects the ACB clock rate. At
reset, the ACBCTL2 register is cleared.
ENABLE
SCLFRQ
22.3.6
The ACBCTL3 register is a byte-wide, read/write register
that expands the clock prescaler field and enables ARP
matches. At reset, the ACBCTL3 register is cleared.
ARPMEN
SCLFRQ
7
7
ACB Control Register 2 (ACBCTL2)
ACB Control Register 3 (ACBCTL3)
Reserved
The Enable bit controls the ACB module.
When this bit is set, the ACB module is en-
abled. When the Enable bit is clear, the ACB
module is disabled, the ACBCTL1, ACBST,
and ACBCST registers are cleared, and the
clocks are halted.
0 – ACB module disabled.
1 – ACB module enabled.
The SCL Frequency field specifies the SCL
period (low time and high time) in master
mode. The clock low time and high time are
defined as follows:
t
Where t
in Active mode. The SCLFRQ field may be
programmed to values in the range of
0001000b through 1111111b. Using any other
value has unpredictable results.
The ARP Match Enable bit enables the
matching of an incoming address byte to the
SMBus ARP address 110 0001b general call
address (Start condition followed by address
byte of 00h), while the ACB is in slave mode.
0 – ACB does not respond to ARP address-
1 – ARP address matching enabled.
The SCL Frequency field specifies the SCL
period (low time and high time) in master
mode. The ACBCTL3 register provides a 2-bit
expansion of this field, with the remaining 7
bits being held in the ACBCTL2 register.
SCLl
es.
SCLFRQ6:0
= t
SCLh
CLK
is this device’s clock period when
= 2 × SCLFRQ × t
3
ARPMEN
2
www.national.com
SCLFRQ8:7
1
CLK
1
ENABLE
0
0
Related parts for cp3cn23
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![mma1270keg](/images/no-image3.png)
Part Number:
Description:
Freescale Semiconductor Technical Data
Manufacturer:
National Semiconductor Corporation
Datasheet:
![ADC12034](/images/no-image3.png)
Part Number:
Description:
Self-calibrating 12-bit Plus Sign Serial I/o A/d Converters With Mux And Sample/hold
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LMX2350](/images/no-image3.png)
Part Number:
Description:
Pllatinum Tm Fractional N Rf / Integer N If Dual Low Power Frequency Synthesizer
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LMX2324](/images/no-image3.png)
Part Number:
Description:
Pllatinum? 2.0 Ghz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LMX2301](/images/no-image3.png)
Part Number:
Description:
Pllatinumtm 160 Mhz Frequency Synthesizer For Rf Personal Communications
Manufacturer:
National Semiconductor Corporation
Datasheet:
![NDS8963](/images/no-image3.png)
Part Number:
Description:
Dual N-channel Enhancement Mode Field Effect Transistor
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LM1201](/images/no-image3.png)
Part Number:
Description:
Video Amplifier System (obsolete)
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LM3501TL-16](/images/no-image3.png)
Part Number:
Description:
Synchronous Step-up DC/DC Converter For White Led Applications
Manufacturer:
National Semiconductor Corporation
Datasheet:
![AD9621](/images/no-image3.png)
Part Number:
Description:
CLC420 - High Speed, Voltage Feedback op Amp, Package: Lcc, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LM2403](/images/no-image3.png)
Part Number:
Description:
Monolithic Triple 4.5 CRT Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
![LM592M](/images/no-image3.png)
Part Number:
Description:
Differential Video Amplifier
Manufacturer:
National Semiconductor Corporation
Datasheet:
![ADC10061](/images/no-image3.png)
Part Number:
Description:
ADC10061 - 10-Bit 600 NS A/D Converter With Input Multiplexer And Sample/Hold, Package: Soic Wide, Pin Nb=20
Manufacturer:
National Semiconductor Corporation
Datasheet:
![DS36277TMX](/images/no-image3.png)
Part Number:
Description:
DS36277 - Dominant Mode Multipoint Transceiver, Package: Soic Narrow, Pin Nb=8
Manufacturer:
National Semiconductor Corporation
Datasheet:
![DS3654](/images/no-image3.png)
Part Number:
Description:
Printer Solenoid Driver
Manufacturer:
National Semiconductor Corporation
Datasheet:
![DS3662](/images/no-image3.png)
Part Number:
Description:
Quad High Speed Trapezoidal Bus Transceiver
Manufacturer:
National Semiconductor Corporation
Datasheet: