msm7708-02 Oki Semiconductor, msm7708-02 Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
msm7708-02
Manufacturer Part Number
msm7708-02
Description
Serial Register Interface Adpcm Codec For Telephone Recording
Manufacturer
Oki Semiconductor
Datasheet
1.MSM7708-02.pdf
(38 pages)
¡ Semiconductor
MSM7708-02
SGT, SGR
Outputs of the analog signal ground voltage.
SGT outputs the analog signal ground voltage of the transmit system, and SGR outputs the same
for the receive system. The output voltage value is approximately 1.4 V. Connect bypass 10 mF
and 0.1 mF (ceramic type) capacitors between these pins and the AG pin. To reduce the response
time of the receiver power on, it is recommended to apply 1 mF and 0.1 mF bypass capacitors.
During power down, the output changes to 0 V.
V
DD
Power supply.
DG, AG
Ground.
DG is the digital system ground. AG is the analog system ground. Since DG and AG are separated
in the device, connect them as close as possible on the circuit board.
PDN
Power down control input.
When set to a digital "0", the system changes to the power down state and control register is not
reset. Since the power down mode is controlled by CRC0 - B5 of the control register ORed with
the signal from the PDN pin, set CRC0 - B5 to digital "0" when using this pin.
RESET
Reset control input of the CODEC control register.
When set to digital "0," each bit of the control register is reset and the internal circuit changes to
the power down state. During normal operation, set this pin to digital "1".
MCK
Master clock input.
The clock frequency is 19.2 MHz. MCK can be asynchronous with XSYNC, RSYNC, and BCLK.
8/38