msm7661 Oki Semiconductor, msm7661 Datasheet

Page 1

... MSM7661 NTSC/PAL Digital Video Decoder GENERAL DESCRIPTION The MSM7661 is an LSI device which converts digitally sampled NTSC or PAL video signals to 8-bit digital data based on ITU-RBT601. The input video signals available are composite video signals and S video signals. The composite video signals are converted to YUV data via a 2-dimensional Y/C separation circuit ...

Page 2

SYNC (CSYNC_L) CLKX2O CLKSEL PLLSEL CLKX2 CLKXO VCO_CP Synchronization Block Decimation YD[7:0] Filter Prologue Block (2Dim. Y/C separate) Line Memory Decimation CD[7:0] (1kbyte) ¥ 2 Filter MODE[3: C-bus Control Logic SCL SDA RESET_L HSY VSYNC_L VVALID SYSSEL HSYNC_L ...

Page 3

... Semiconductor PIN CONFIGURATION (TOP VIEW) 1 CD[0] 2 CD[1] 3 CD[2] CD[ CD[4] CD[ CD[6] 8 CD[7] 9 CVBS[0] 10 CVBS[1] 11 CVBS[2] 12 CVBS[3] 13 CVBS[4] 14 CVBS[5] CVBS[ CVBS[7] 64-Pin Plastic QFP MSM7661 48 C[0] 47 C[1] 46 C[2] 45 C[3] 44 C[4] 43 C[5] 42 C[6] 41 C[7] 40 Y[0] 39 Y[1] 38 Y[2] 37 Y[3] 36 Y[4] 35 Y[5] 34 Y[6] 33 Y[7] 3/41 ...

Page 4

... MHz, "H" Æ ordinary 13.5 MHz Input pin for testing. Normally "L". Internally pulled down. Sleep mode setting pin. Normally "L". Internally pulled down. Input pin for testing. Normally "L". Internally pulled down. MSM7661 MODE[2] 0: NTSC 1: PAL ...

Page 5

... NTSC mode : "L", PAL mode : "H" Multiplex signal detect : "H" HLOCK sync detect : "H" Clock output pin Unused. Open normally. Composite sync output. Unused as input pin. Clamp signal timing output pin for A/D converter Clock input pin MSM7661 5/41 ...

Page 6

... Symbol Condition V — — — — STG Symbol Condition Min. V — DD GND — V — — — MSM7661 Rating Unit –0.3 to +4.5 V –0.3 to +5.5 V 800 mW –55 to +150 °C Typ. Max. Unit 3.0 3.3 3.6 V — 0 — V 2.2 — — 0.8 ...

Page 7

... GND to V – CLK = 27 MHz I DDO CLK = 13.5 MHz I DDO2 SLEEP ON DDS SDAV — L SDAI — O MSM7661 ( 70° 3.3 V ±0 Typ. Max. Unit — — — — 0.4 V — + — 250 mA — +10 — 140 ...

Page 8

... CLKSEL : L IS2 t CLKSEL : L IH2 t CLKSEL : L ODX2 t CLKSEL : L OD2X2 t CLKSEL : L OD2 t CLKSEL : L CXD2 t CLKSEL : L CD2 t Rpull_up = 4.7 kW C_SCL t Rpull_up = 4.7 kW L_SCL MSM7661 ( 70° 3.3 V ±0 Min. Typ. Max. Unit — 74.07 — ns — 69.84 — ns — 81.5 — ns — 67.8 — — — ...

Page 9

... Start Condition Data Line Stable: Data Valid Change of Data Allowed IH1 not valid 2 C-bus interface is as follows ACK C_SCL C-bus Basic Input/Output Timing MSM7661
CLKSEL:L t CLKX2 t CXD2 t CD2 t IS2 t IH2 not valid not valid t OD2X2 t * OD2 t ODX2 ...

Page 10

... The Y/C is separated by the trap filter if these lines are not correlated (only 2 lines in the case of PAL). In the unadaptive comb filter, the Y/C is always separated by removing the luminance component based on the average of preceding and following lines (when there is the correlation between 3 lines). 2 C-bus. The * mark indicates a default. 13.5 MHz* 12.27 MHz 14.31818 MHz 13.5 MHz 14.75 MHz MSM7661 10/41 ...

Page 11

... High range 3) Coring range select off* 4LBS 5LBS 7LBS 4) Aperture weighting factor select 0* 0.25 0.75 1.5 The profile of these signals can be corrected by coring and aperture correction. 5) Use of pixel position correction circuit Used* Not used 6) AGC loop filter time constant select Slow Factor value 1/1024n MSM7661 11/41 ...

Page 12

... If the demodulation result does not reach a specified level, color killer signals are generated to fix the ACC gain. This functions as an auto color killer control circuit. The UV demodulation result is output as chrominance signals via a low pass filter. 1/64n* 1/n 0 Factor value 1/1024n 1/64n* 1/n 0 MSM7661 12/41 ...

Page 13

... TV, VTR mode select TV mode VTR mode* The TV mode outputs a fixed pixel number per one line and absorbs a jitter that does not appear on the TV receiver normally. The VTR mode outputs the results of decoding in accordance with the HSYNC signal regardless of whether a jitter exists or not. MSM7661 13/41 ...

Page 14

... SYNC tip level. Detect level OMR [5: 136 video in 6) Various modes detection NTSC/PAL detect mode* Multiplex signal detect mode HSYNC synchronization detect mode 7) Output signal phase control MSM7661 14/41 ...

Page 15

... This is the serial interface block based on the I This block functions only as a Slave-Receiver. The external control can set the internal registers (MRA, MRB, HSYT, etc.). 7. Test Control Block This block is used to test this LSI. Normally it is not used standard of Phillips Corporation. MSM7661 15/41 ...

Page 16

... Forced color killer ON (Chrominance signal level is forced to be "0".) *0: (4:2:2) 0: OFF (Video signal is demodulated and output regardless of synchronization detection .) *1: AUTO (Blue Back is output when synchro- nization is not detected.) MSM7661 13.5 MHz 12.27 MHz 14.31818 MHz 13.5 MHz 14.75 MHz 1: (4:1:1) 16/41 ...

Page 17

... NTSC Comb filter/trap filter at PAL 3-line comb filter at NTSC 2-line cosine comb filter at PAL 0xC: –4 (–32) to 0xB: +11 (+88) 0xC: –4 (–32) to 0xB: +11 (+88) 0x0: –0 to *0x37:55 to 0xFF:255 0x80: –128 (–512) to 0x7F: +127 (508) 0x8: –8 to 0x7: +7 0x8: –8 to 0x7: +7 MSM7661 17/41 ...

Page 18

... AGC loop filter time constant AGCLF[5:0] AGC reference level 0x8: –8 to 0x7: +7 0x8: –8 to 0x7: +7 *0: OFF Prefilter is not used. *1: Prefilter is used. *00: middle range 01: 10: 11: high range *00: coring off 01: +/–4LSB 10: +/–5LSB 11: +/–7LSB *00: 0 01: 0.25 10: 0.75 11: 1.5 00: slow *01: medium 10: fast 11: fixed 0x20: –32 to 0x1F: +31 MSM7661 18/41 ...

Page 19

... Pedestal clamp is used. (AGC will not operate.) 0x40: –64 to 0x3F: +63 0: *OFF OFF *1: ON 00: 0.5 color burst level *01: 0.25 color burst level 10: 0.125 color burst level 11: 0 (Color killer off) 00: slow *01: medium 10: fast 11: fixed 0x10: –16 to 0x0F: +15 0x80: –180 degrees to 0x7F: 178.6 degrees MSM7661 19/41 ...

Page 20

... Output phase control for data C (OPCC) <default: 0x00> OPCC[7:2] Undefined OPCC[1:0] Output phase control for data C 00: 80 01: 88 *10: 96 • • 11: 136 *0: Active 1: Hi-Z *00: NTSC/PAL 01: SOUT (Multiplex signal detect) 10: HDET (H-Sync detect) 11: Undefined *00: normal 01: forward l clock 10: backward 2 clocks 11: backward l clock *00: normal 01: forward l clock 10: backward 2 clocks 11: backward l clock MSM7661 20/41 ...

Page 21

... Semiconductor FUNCTIONAL DESCRIPTION Input Signal Level Input signal is 8 bits in a straight binary format. The recommended input range is shown below. 255 200 60 0 246 chrominance Iuminance input black level sync 13 CVBS[7:0] input range MSM7661 reserved +DC 21/41 ...

Page 22

... Cb4 Cr4 C4 Cr6 Cr4 Cb3 Cr3 Cb2 Cr2 Cb1 Cr1 Cb0 Cr0 C0(LSB point point 0 YCbCr 4:1:1 format MSM7661 ...

Page 23

... The timing wave form of HSY/HCL signals, which measure the sync chip and clamp timing for the A/D converter follows. CVBS HSY Line control signal The line control signal timing is as follows. CLK CLKO HVALID Y[7:0] Y0 C[7:0] Cb0 A/D Converter Support Signal Cr0 Cb2 Cr2 Line Control Timing MSM7661 COLOR BURST Y(n) Y(n+1) Cb(n) Cr(n) 23/41 ...

Page 24

... Sampling Rate Pixels 13.5 MHz 858 12.27 MHz (SQ) 780 NTSC 14.32 MHz (4FSC) 910 — 13.5 MHz 864 14.75 MHz (SQ) 944 PAL — — Active HBLK Pixels Pixels Front-porch Hsync.Back-porch 720 16 640 28 768 8 720 14 768 34 MSM7661 Total 122 138 112 140 134 142 130 144 142 176 24/41 ...

Page 25

... CVBS HVALID HSYNC_L VSYNC_L SYNC (CSYNC_L) VVALID ODD 262 263 264 265 266 267 268 269 270 271 CVBS HVALID HSYNC_L VSYNC_L SYNC (CSYNC_L) VVALID ODD Vertical Synchronizing Signal (NTSC 60 Hz MSM7661 283 284 285 25/41 ...

Page 26

... CVBS HVALID HSYNC_L SYNC (CSYNC_L) VSYNC_L VVALID ODD 309 310 311 312 313 314 315 316 317 318 CVBS HVALID HSYNC_L SYNC (CSYNC_L) VSYNC_L VVALID ODD Vertical Synchronizing Signal (PAL 50 Hz MSM7661 23 24 336 337 338 26/41 ...

Page 27

... Semiconductor Horizontal Synchronizing Signal The horizontal synchronizing signal timing is as follows. Y[7:0] HVALID HSYNC_L 60 pixels Horizontal Timing MSM7661 27/41 ...

Page 28

... The write attribute of a register does not match "X" (read/write control bit). The input timing is shown below. SDA MSB SCL Start Condition Data Line Stable: Data Valid Change of Data Allowed Data 0 Description ACK C_SCL C-bus Basic Input/Output Timing MSM7661 ...... A Data 3-8 ACK Stop Condition 28/41 ...

Page 29

... PAL ITU-R601 101: PAL Square Pixel Register (MRB2) "L" "0" (decimation filter used) "L" "1" (Unused) "H" "1" (Unused) MSM7661 13.5 MHz 12.27 MHz 14.31818 MHz 13.5 MHz 14.75 MHz Clock for A/D converter CLKX2O (27 MHz) CLKXO (13.5 MHz) CLKX2O or CLKXO (13.5 MHz) ...

Page 30

... A CHRC7 CHRC6 CHRC5 B ACCLF7 ACCLF6 ACCLF5 C HUE7 HUE6 HUE5 D OMR7 OMR6 OMR5 E OPCY7 OPCY6 OPCY5 F OPCC7 OPCC6 OPCC5 MSM7661 Data byte MRA4 MRA3 MRA2 MRA1 MRA0 MRB4 MRB3 MRB2 MRB1 MRB0 HSYT4 HSYT3 HSYT2 HSYT1 HSYT0 STHR4 STHR3 STHR2 ...

Page 31

... MSM7661 +196 +260 +324 +388 +452 +200 +264 +328 +392 +456 ...

Page 32

... –5 –4 –3 –2 – –5 –4 –3 –2 – MSM7661 ...

Page 33

... D D –3 + –2 + –1 + +16 +32 +48 +1 +17 +33 +49 +2 +18 +34 +50 +3 +19 +35 +51 +4 +20 +36 +52 +5 +21 +37 +53 +6 +22 +38 +54 +7 +23 +39 +55 +8 +24 +40 +56 +9 +25 +41 +57 +10 +26 +42 +58 +11 +27 +43 +59 +12 +28 +44 +60 +13 +29 +45 +61 +14 +30 +46 +62 +15 +31 +47 +63 MSM7661 33/41 ...

Page 34

... MSM7661 +67.5 +90.0 +112.5 +135.0 +157.5 +68.9 +91.4 +113.9 +136.4 +158.9 +70.3 +92.8 +115.3 +137.8 +160.3 +71.7 +94.2 +116.7 +139.2 +161.7 +73.1 +95.6 +118.1 +140.6 +163.1 +74.5 +97.0 +119.5 +142.0 +164.5 +75 ...

Page 35

... Semiconductor Filter Characteristics 0 –20 –40 –60 –80 –100 –20 –40 –60 –80 –100 0 1 Band Pass Filter (NTSC ITU-R601 Frequency [MHz] Band Pass Filter (PAL ITU-R601 Frequency [MHz] MSM7661 35/41 ...

Page 36

... Semiconductor 0 –20 –40 –60 –80 –100 –20 –40 –60 –80 –100 0 1 Trap Filter (NTSC ITU-R601 Frequency [MHz] Trap Filter (PAL ITU-R601 Frequency [MHz] MSM7661 36/41 ...

Page 37

... Semiconductor 0 –20 –40 –60 –80 –100 –20 –40 –60 –80 –100 0 1 Pre Filter Frequency [MHz] Sharp Filter Frequency [MHz] MSM7661 6 6 37/41 ...

Page 38

... Semiconductor 0 –20 –40 –60 –80 –100 The characteristics of the various filters shown above are based on design data. Decimation Filter Frequency [MHz] MSM7661 12 38/41 ...

Page 39

... Mode setting Video signal: NTSC-composite CLKX2: 27 MHz Video in LPF1 A/D C Input circuit A/D C: CXD1179Q (SONY) LPF1: 628LJN-1471 (TOKO Controller 8 CVBS0 CVBS7 8 CD0 MSM7661 CD7 CLKXO2 SYNC VC0_CP CLKX2 OSC L L Dip SW MSM7661 3 Frame 8 memory or image LSI HVALID VVALID ODD CLKXO L L 3.3 V 39/41 ...

Page 40

... Mode setting Video signal: NTSC-composite CLKX2: 13.5 MHz Video in LPF1 A/D C Input circuit A/D C: upc659 (NEC) LPF1: 628LJN-1471 (TOKO Controller 8 CVBS0 CVBS7 8 CD0 MSM7661 CD7 CLKXO2 SYNC VC0_CP CLKX2 OSC L L Dip SW MSM7661 3 Frame 8 memory or image LSI HVALID VVALID ODD CLKXO L L 3.3 V 40/41 ...

Page 41

... Semiconductor PACKAGE OUTLINES AND DIMENSIONS 64-Pin Plastic QFP MSM7661 (Unit : mm) 41/41 ...