nw6005 Integrated Device Technology, nw6005 Datasheet - Page 3

• Manufacturer Part Number: nw6005
• Description: Enhanced Type Ii Caller Id Decoder
• Manufacturer: Integrated Device Technology

PIN INFORMATION (CONTINUED)
Abbreviation Index
CAS
CDS
CID
CIDCW ---------------------------------------------------------- Calling Identity Delivery on Call Waiting
CLIP
CNAM
CND
CNIC
CO
DT-AS
MEI
TE
NW6005 ENHANCED TYPE II CALLER ID DECODER
DR / STD
ST/GT
Name
VCC
IN2+
EST
CB1
CB2
GS2
IN2-
CD
----------------------------------------------------------- CPE Alerting Signal
---------------------------------------------------------- Caller Display Service
---------------------------------------------------------- Calling Identity Delivery
---------------------------------------------------------- Calling Line Identity Presentation
--------------------------------------------------------- Calling Name Delivery
--------------------------------------------------------- Calling Number Delivery
---------------------------------------------------------- Calling Number Identification Circuit
---------------------------------------------------------- Central Office
---------------------------------------------------------- Dual Tone Alert Signal
---------------------------------------------------------- Multiple Extension Interworking
---------------------------------------------------------- Terminal Equipment
O/NC
Type
I/O
O
O
O
-
I
I
I
I
Pin No.
11
12
13
14
15
16
17
18
19
20
Data Ready or DT-AS Detection Delayed Steering Output.
This pin is active low. When FSK demodulation is enabled, this pin is the Data Ready output. In FSK interface mode
0, this pin is unused and reads ‘1’. While mode 1, this pin is normally high and goes low for half a bit time at the end
of a word. If DCLK starts during DR low, the first rising edge of the DCLK input will return DR to high. In this way,
reading of the first DATA bit can clear the interrupt requested by a low going DR .
When DT-AS detection is enabled, this pin is the Delayed Steering Output. An active low signal on this output
indicates the detection of a ‘guard time qualified’ DT-AS.
DT-AS Early Steering Output.
This pin is an active high output to indicate the detection of a raw DT-AS signal. It is used with the ST/GT pin and
external components to time qualify the detection.
DT-AS Detection Steering Input/Guard Time Output.
It’s a CMOS output and an input of voltage comparator. It is used in conjunction with the EST pin and external
components to time qualify a raw DT-AS signal detection.
If the voltage at this pin is greater than the voltage threshold, DR / STD pin is asserted low to indicate that a DT-AS
has been detected. A voltage less than the threshold enable the device to accept a new DT-AS and return the
DR / STD pin to high.
FSK Carrier Detector.
This is an active low CMOS output signal to indicate the presence of in-band FSK signal.
3/5 V Power Supply.
Control Bit 1 (Function Select 1).
This pin is used with CB0 and CB2 to select FSK demodulation, Tip/Ring DT-AS detection or Hybrid DT-AS
detection. See Table 1.
When CB0 is high, CB1 and CB2 pins are both low, the device is set into the power down state.
Control Bit 2 (Function Select 0).
This pin is used with CB0 and CB1 to select FSK demodulation, Tip/Ring DT-AS detection or Hybrid DT-AS
detection. See Table 1.
When CB0 is high, CB1 and CB2 pins are both low, the device is set into the power down state.
Gain Select Output of the gain adjustable Hybrid OP amp.
The hybrid receive signal can be amplified or attenuated at GS2 by adjusting the feedback resistor between GS2
and IN2-. When the CPE is off-hook, DT-AS detection of the GS2 signal should be enabled via the CB1 and CB2
pins.
Inverting Input of the gain adjustable Hybrid OP amp.
Non-inverting Input of the gain adjustable Hybrid OP amp.
3
Description
INDUSTRIAL TEMPERATURE RANGE