le79555 Zarlink Semiconductor, le79555 Datasheet - Page 23

• Manufacturer Part Number: le79555
• Description: Subscriber Line Interface Circuit
• Manufacturer: Zarlink Semiconductor

•
•
•
•
•
•
•
•
•
Revision C1 to C2
•
Revision C2 to D1
•
•
Revision D1 to E1
•
•
Revision E1 to F1
•
In the "Operating Ranges" table, changed the ambient temperature range to −40º to 85º C
In "Specifications," the following changes were made:
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
–
Made minor formatting edits to SLIC Device Decoding table
In "User-Programmable Components", the following changes were made:
–
–
In "DC Feed Characteristics", edited Note 2
In "Test Circuit Scenarios", the following changes were made:
–
–
–
–
–
Modified Application Circuit graphic
Added Note 2 to "Application Circuit" section
Updated Linecard Parts List to reflect the updated application circuit
Formatting updates made
Added green package OPNs to
Added
Added "Packing" column and Note 2 to
Updated 32QFN drawing in
Removed non-green OPNs, as well as all 1 and 3 dash grade options and 555-4QC and 555-4FQC
"Transmission Performance" table, THD, On-hook, edited test conditions; changed units to dB
"Longitudinal Capability" table, Longitudinal current per pin (A or B), added Note 4 to Note column
5.87
"Line Characteristics" table, changed K
"Line Characteristics" table, I
"Line Characteristics" table, K
"Power Dissipation" table, changed the description "On-hook, Active, Polarity Reversal state" to "On-Hook Active state"
"Power Dissipation" table, Changed Max value of Off-hook Active State from 380 mW to 400 mW
"Supply Currents" table, added RL = Open to Open Circuit and Ringing test conditions; deleted references to Note 4
"Power Dissipation" table, On-hook Standby and On-hook Active, added RL = Open to test conditions
Changed "Power Supply Rejection Ratio" to "Power Supply Rejection Ratio at the Two-Wire Interface"
"Power Dissipation" table, On-hook, Standby state, changed Max from 60 to 70
"Logic Inputs" table, added CHCLK as an input
"Logic Inputs" table, edited description of V
"Logic Inputs" table, deleted row for V
"Logic Inputs" table, edited description of V
"Logic Output DET" table, edited test conditions
"Loop Detector" table, changed "On threshold" to "Off-hook threshold"
"Loop Detector" table, changed "Off threshold" to "On-hook threshold"
Extensively edited Note 1; removed Figure 2, "AC Input Impedance Programming Network"
Edited equations for I
Edited equation for Z
Edited title of graphic "Four-to-Four-Wire Insertion Loss and Balance Return Signal"
Modified Longitudinal Balance graphic
Modified Two-Wire Return Loss graphic (changed CT1 from 120 pF to 180 pF)
Modified RFI graphic
Modified Le79555 test circuit graphic
"Transmission Performance" table, Overload level, edited test conditions; changed Min to 1.1; changed units to Vpk.
"Insertion Loss and Balance Return Signal" table, Gain Accuracy, 2-to-4 and 4-to-4 wire, changed Max from -5.82 to -
"Insertion Loss and Balance Return Signal" table, deleted the Group delay row
Package Assembly,
RX
TON
Physical Dimensions,
and C
on page 7
and I
Ordering Information,
L
DC
, Long Loops, Active state, edited the test conditions
CAS
TOFF
(V
.
Ordering Information,
DC
IH
Scaling), edited the test conditions
DC
, C3, CHCLK
(V
Zarlink Semiconductor Inc.
IH
IL
DC
, Input High Voltage
Accuracy) to K
on page 20
on page 1
23
on page 1
DC
(V
DC
Scaling)