zl30110 Zarlink Semiconductor, zl30110 Datasheet - Page 11

no-image

zl30110

Manufacturer Part Number
zl30110
Description
Telecom Rate Conversion Dpll
Manufacturer
Zarlink Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
zl30110LDE
Manufacturer:
ZARLINK
Quantity:
22
Part Number:
zl30110LDF1
Manufacturer:
ZARLINK
Quantity:
22
Part Number:
zl30110LDG1
Manufacturer:
ZARLINK
Quantity:
22
Part Number:
zl30110LDG1
Manufacturer:
ZARLINK
Quantity:
20 000
5.0
The following are some PLL performance indicators and their corresponding definitions.
5.1
Timing jitter is defined as the high frequency variation of the clock edges from their ideal positions in time. Wander
is defined as the low-frequency variation of the clock edges from their ideal positions in time. High and low
frequency variation imply phase oscillation frequencies relative to some demarcation frequency. (Often 10 Hz or
20 Hz for DS1 or E1, higher for SONET/SDH clocks.) Jitter parameters given in this data sheet are total timing jitter
numbers, not cycle-to-cycle jitter.
5.2
Jitter generation is the measure of the jitter produced by the PLL and is measured at its output. It is measured by
applying a reference signal with no jitter to the input of the device, and measuring its output jitter. Jitter is usually
measured with various band limiting filters depending on the applicable standards.
5.3
Jitter transfer or jitter attenuation refers to the magnitude of jitter at the output of a device for a given amount of jitter
at the input of the device. Input jitter is applied at various amplitudes and frequencies, and output jitter is measured
with various filters depending on the applicable standards.
5.4
This is the time it takes the PLL to frequency lock to the input signal. Phase lock occurs when the input signal and
output signal are aligned in phase with respect to each other within a certain phase distance (not including jitter).
Lock time is affected by many factors which include:
The presence of input jitter makes it difficult to define when the PLL is locked as it may not be able to align its output
to the input within the required phase distance, dependent on the PLL bandwidth and the input jitter amplitude and
frequency.
initial input to output phase difference
initial input to output frequency difference
PLL loop filter bandwidth
Jitter
Jitter Generation (Intrinsic Jitter)
Jitter Transfer
Lock Time
Measures of Performance
Zarlink Semiconductor Inc.
ZL30110
11
Data Sheet

Related parts for zl30110