zl50417 ETC-unknow, zl50417 Datasheet - Page 14

no-image

zl50417

Manufacturer Part Number
zl50417
Description
Unmanaged 16-port 10/100m +2-port Ethernet Switch
Manufacturer
ETC-unknow
Datasheet
14
1.4
The 10/100 Media Access Control module provides the necessary buffers and control interface between the Frame
Engine (FE) and the external physical device (PHY). The ZL50417 has two interfaces, RMII or Serial (only for 10M).
The 10/100 MAC of the ZL50417 device meets the IEEE 802.3 specification. It is able to operate in either Half or
Full Duplex mode with a back pressure/flow control mechanism. In addition, it will automatically retransmit upon
collision for up to 16 total transmissions. The PHY addresses for 16 10/100 MAC are from 08h to 1Fh.
1.5
The ZL50417 supports a serial and an I2C interface, which provides an easy way to configure the system.
configured, the resulting configuration can be stored in an I2C EEPROM.
1.6
The main function of the frame engine is to forward a frame to its proper destination port or ports. When a frame
arrives, the frame engine parses the frame header (64 bytes) and formulates a switching request, which is sent to
the search engine to resolve the destination port. The arriving frame is moved to the FDB. After receiving a switch
response from the search engine, the frame engine performs transmission scheduling based on the frame’s priority.
The frame engine forwards the frame to the MAC module when the frame is ready to be sent.
1.7
The Search Engine resolves the frame’s destination port or ports according to the destination MAC address (L2) or
IP multicast address (IP multicast packet) by searching the database. It also performs MAC learning, priority
assignment, and trunking functions.
1.8
The LED interface provides a serial interface for carrying 16+2 port status signals. It can also provide direct status
pins (6) for the two Gigabit ports.
1.9
Several internal tables are required and are described as follows:
Note that the external MAC table is located in the external SSRAM Memory.
2.0
2.1
The ZL50417 can be configured by EEPROM (24C02 or compatible) via an I²C interface at boot time, or via a
synchronous serial interface during operation.
ZL50417
Frame Control Block (FCB) - Each FCB entry contains the control information of the associated frame stored
in the FDB, e.g. frame size, read/write pointer, transmission priority, etc.
MCT Link Table - The MCT Link Table stores the linked list of MCT entries that have collisions in the external
MAC Table. The external MAC table is located in the FDB Memory.
10/100 MAC Module (RMAC)
Configuration Interface Module
Frame Engine
Search Engine
LED Interface
Internal Memory
Configuration Mode
System Configuration
Zarlink Semiconductor Inc.
Data Sheet
Once

Related parts for zl50417