am79c02 Advanced Micro Devices, am79c02 Datasheet - Page 17
![no-image](/images/manufacturer_photos/0/0/14/advanced_micro_devices_sml.jpg)
am79c02
Manufacturer Part Number
am79c02
Description
Dual Subscriber Line Audio Processing Circuit Dslac Devices
Manufacturer
Advanced Micro Devices
Datasheet
1.AM79C02.pdf
(48 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
am79c02AJC
Manufacturer:
ST
Quantity:
4 600
Company:
Part Number:
am79c02AJC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
am79c02AJC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
am79c02JC
Manufacturer:
AMD
Quantity:
2 400
Part Number:
am79c02JC
Manufacturer:
AMD
Quantity:
20 000
SWITCHING CHARACTERISTICS over operating range unless otherwise noted
Microprocessor Interface
Min and max values are valid for all digital outputs with a 150 pF load, except C1–C5 with a 30 pF load. Pull-up
resistors of 360
PCM Interface
PCLK not to exceed 4.096 MHz when PCM delay is used.
No.
No.
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
1
2
3
4
5
6
7
8
9
Symbol
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
OCSS
OCSH
OCSO
t
t
ODOF
t
t
t
t
t
t
t
t
t
t
OCSL
t
t
t
t
t
t
t
t
ICSS
ICSH
ICSO
t
t
DCY
DCH
DCR
ICSL
ODD
ODH
ODC
PCH
PCR
DXD
DXH
DRS
DRH
DCL
DCF
OLH
PCY
PCL
PCF
FSS
FSH
TSD
TSO
DXZ
IDS
IDH
are attached to TSCA and TSCB.
Data Clock Period
Data Clock High Pulse Width (Note 1)
Data Clock Low Pulse Width (Note 1)
Rise Time of Clock
Fall Time of Clock
Chip Select Setup Time, Input Mode
Chip Select Hold Time, Input Mode
Chip Select Pulse Width, Input Mode
Chip Select Off Time, Input Mode (Note 7)
Input Data Setup Time
Input Data Hold Time
SLIC Output Latch Valid
Chip Select Setup Time, Output Mode
Chip Select Hold Time, Output Mode
Chip Select Pulse Width, Output Mode
Chip Select Off Time, Output Mode (Note 7)
Output Data Turn On Delay (Note 5)
Output Data Hold Time
Output Data Turn Off Delay
Output Data Valid
PCM Clock Period (Note 2)
PCM Clock High Pulse Width
PCM Clock Low Pulse Width
Fall Time of Clock
Rise Time of Clock
FS Setup Time
FS Hold Time
Delay to TSC Valid
Delay to TSC Off
PCM Data Output Delay
PCM Data Output Hold Time
PCM Data Output Delay to HI-Z
PCM Data Input Setup Time
PCM Data Input Hold Time
(with Programmable Delay) (Note 3)
(with Programmable Delay) (Note 6)
(with Programmable Delay) (Note 4)
(with Programmable Delay) (Note 4)
(with Programmable Delay) (Note 4)
Parameter
Parameter
SLAC Products
0.122
Min
244
Min
97
97
70
30
30
20
70
48
48
25
50
30
30
30
30
30
25
0
0
0
0
5
5
3
5
5
5
8t
8t
Typ
Typ
DCY
DCY
5
5
t
t
t
t
t
DCY
DCH
DCY
DCH
PCY
7.8125
1000
3890
3890
Max
Max
150
150
150
150
150
25
25
50
50
50
15
15
80
80
80
80
80
– 10
– 10
– 50
– 20
– 20
Units
Units
ns
µs
ns
µs
ns
µs
ns
17