hi-8683 Holt Integrated Circuits, Inc., hi-8683 Datasheet
hi-8683
Related parts for hi-8683
hi-8683 Summary of contents
Page 1
... HI-8482 or HI-8588 between the ARINC bus and the device inputs. The HI-8684 incorporates the digital logic and analog line receiver circuitry in a single device. The HI-8683 is also available as a second source to the DLS-112 with the original 18 pin DIP and 28 pin PLCC package pinouts ...
Page 2
... RECEIVER INPUTS Figure block diagram of both the HI-8683 and HI-8684. The difference between the two products is the HI-8684 has a built-in line receiver whereas the HI-8683 is strictly a digital ...
Page 3
... RESET READ FUNCTIONAL DESCRIPTION (cont.) PROTOCOL DETECTION ARINC clock and data in the HI-8683 are derived from the two streams of digital data at the INA and INB inputs and the resulting One/Zero data is shifted into a 32-bit input register as illustrated in Figure 3. In the HI-8684, the One/Zero data shifted into the input reg- ...
Page 4
... ARINC word since the internal byte counter is always reset to the first byte when new data is trans- ferred to the receive buffer. RINA -1.50 to +1.50V -3.25V to -6.50V +3.25V to +6.50V don't care HI-8683, HI-8684 Read Byte 1st Byte 1 2nd Byte 2 3rd Byte 3 4th Byte 4 FIGURE 2 ...
Page 5
... TIMING DIAGRAMS INA (HI-8683 only) INB (HI-8683 only) VDIFF RINA - RINB (HI-8684 only) DERIVED DATA DERIVED CLOCK FIGURE 3 - RECEIVER INPUT TIMING FOR ARINC 429 TESTA TESTB DERIVED DATA DERIVED CLOCK FIGURE 4 - TEST INPUT TIMING FOR ARINC 429 32nd DERIVED DATA ARINC Bit ...
Page 6
... INB, RESET , GAPCLK, Input voltage high low Input current source sink Input capacitance HI-8683, HI-8684 RECOMMENDED OPERATING CONDITIONS Supply Voltages V ...................................................+5V CC Temperature Range Industrial Screening .............. -40°C to +85°C Hi-Temp Screening .............. -55°C to +125°C Military Screening..................-55°C to +125°C Junction Temperature, Tj ................... ...
Page 7
... Vcc = 5V, GND = 0V Operating Temperature Range (unless otherwise specified). PARAMETERS READ pulse width Data delay from READ READ to data floating READ to DATA RDY clear READ pulse to next READ pulse GAPCLK frequency 32 ARINC bit to DATA RDY HI-8683, HI-8684 SYMBOL TEST CONDITIONS 5. 0. ...
Page 8
... HI-8683 & HI-8684 PIN CONFIGURATIONS (See page 1 for additional pin configurations N RESET HI-8683PJI INB HI-8683PJT INA 14 - ERROR HI-8683 20-Pin Plastic PLCC ORDERING INFORMATION HI - 868xxx HI-8683, HI-8684 DATA VCC 1 18 RDY D6 GAPCLK RESET 3 16 ...
Page 9
... BSC (1.27) BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-8683, HI-8684 PACKAGE DIMENSIONS .905 ±.015 .905 ± .015 (22.99 ±.381) (22.99 ± .381) .135 ±.015 .135 ± .015 (3.429 ±.381) (3.429 ± ...
Page 10
... BSC = “Basic Spacing between Centers” is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) HI-8683, HI-8684 PACKAGE DIMENSIONS .5035 ± .0075 (12.789 ± .191) .295 ± .002 (7.493 ± .051) .018 typ (.457) 0° ...