xe1205 Semtech Corporation, xe1205 Datasheet - Page 26

no-image

xe1205

Manufacturer Part Number
xe1205
Description
Low-power, High Link Budget Integrated Uhf Transceiver
Manufacturer
Semtech Corporation
Datasheet
Figure 16 shows the read sequence of a single register:
7.1.2
When the transceiver is used in buffered mode, the data exchange with a micro-controller is done via the SPI_DATA
interface.
In transmit mode the16 byte FIFO can be filled as long as it is not full (IRQ_1 can be used if FIFO_full is mapped).
In receive mode, the FIFO may be read if one of the following events occurs:
The transceiver should be in buffered mode (MCParam_Buffered_mode =
if NSS_DATA is low and NSS_CONFIG is high.
The operations with SPI_DATA interface are similar to those with SPI_CONFIG except that there is only a data byte (no
address byte is required) and except that it is necessary to toggle the NSS_DATA signal back to high and back to low
between each transmitted or received byte.
© Semtech 2007
SCK
MOSI
MISO
NSS_CONFIG
·
·
·
at least one byte is present in the FIFO, i.e. a rising edge on IRQ_0 mapped to /fifoempty
each time a byte is written to FIFO, i.e. a rising edge on IRQ_0 mapped to WRITE_BYTE
16 bytes have been written to the FIFO, i.e. a rising edge on IRQ_1 mapped to RX_FIFOfull
Data transmission and reception via SPI_DATA interface.
HZ
start
1
X
rw
2
X
Figure 16: Read sequence of a single register via the SPI _CONFIG
A(4)
3
X
A(3) A(2) A(1)
4
X
5
X
6
X
A(0)
7
X
stop
8
X
26
D(7) D(6) D(5) D(4) D(3) D(2) D(1)
9
10
11
). The SPI_DATA interface is then selected
12
13
14
15
XE1205
16
D(0)
www.semtech.com
HZ

Related parts for xe1205