k4s161622e Samsung Semiconductor, Inc., k4s161622e Datasheet - Page 7
![no-image](/images/no-image-200.jpg)
k4s161622e
Manufacturer Part Number
k4s161622e
Description
1m X 16 Sdram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4S161622E.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
k4s161622e-TC60
Manufacturer:
SAMSUNG
Quantity:
11 100
Company:
Part Number:
k4s161622e-TC60
Manufacturer:
SAMSUNG
Quantity:
4 000
Part Number:
k4s161622e-TC60
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
k4s161622e-UC80
Manufacturer:
SEC
Quantity:
20 000
K4S161622E
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. Also, supported tRDL=2CLK for - 60 part which is distinguished by bucket code "J".
AC CHARACTERISTICS
Note :
CLK cycle time
CLK to valid
output delay
Output data
CLK high pulse
width
CLK low pulse
width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output
in Hi-Z
CLK cycle time
Row active to row active delay
RAS to CAS delay
Row precharge time
Row active time
Row cycle time
From the next generation, tRDL will be only 2CLK for every clock frequency.
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf)=1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Parameter
Parameter
CAS Latency=3
CAS Latency=2
CAS Latency=3
CAS Latency=2
CAS Latency=3
CAS Latency=2
CAS Latency=3
CAS Latency=2
CAS Latency=3
CAS Latency=2
CAS Latency=3
CAS Latency=2
(AC operating conditions unless otherwise noted)
t
t
t
t
t
t
t
CC(min)
RRD(min)
RCD(min)
RP(min)
RAS(min)
RAS(max)
RC
Symbol
Symbol
(
min
t
t
t
t
t
t
SAC
t
t
t
SHZ
SLZ
CC
OH
CH
CL
SS
SH
)
Min
5.5
1.5
2
2
3
2
3
2
1
1
-
-
-
-
-
-55
16.5
16.5
38.5
-55
5.5
11
55
1000
Max
5
6
5
6
-
-
-
-
-
-
Min
2.5
2.5
2.5
1.5
6
3
3
2
1
1
-
-
-
-
-
-60
-60
12
18
18
42
60
6
1000
Max
5.5
5.5
6
6
-
-
-
-
-
-
1.75
Min
2.5
10
7
3
3
2
1
1
-
-
-
-
Version
-70
-70
14
20
20
49
69
100
7
1000
Max
5.5
5.5
6
6
-
-
-
-
-
-
Min
2.5
10
8
3
3
2
1
1
-
-
-
-
-80
-80
16
20
20
48
70
8
1000
Max
6
6
6
6
-
-
-
-
-
-
CMOS SDRAM
Min
2.5
3.5
3.5
2.5
10
12
Rev 1.1 Jan '03
1
1
-
-
-
-
-10
-10
10
20
20
20
48
70
1000
Max
6
8
6
8
-
-
-
-
-
-
Unit Note
ns
ns
ns
ns
ns
ns
ns
ns
ns
Unit
ns
ns
ns
ns
ns
us
ns
1, 2
1
2
3
3
3
3
2