k4s161622e Samsung Semiconductor, Inc., k4s161622e Datasheet - Page 9
![no-image](/images/no-image-200.jpg)
k4s161622e
Manufacturer Part Number
k4s161622e
Description
1m X 16 Sdram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4S161622E.pdf
(42 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
k4s161622e-TC60
Manufacturer:
SAMSUNG
Quantity:
11 100
Company:
Part Number:
k4s161622e-TC60
Manufacturer:
SAMSUNG
Quantity:
4 000
Part Number:
k4s161622e-TC60
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
k4s161622e-UC80
Manufacturer:
SEC
Quantity:
20 000
Register Programmed with MRS
K4S161622E
MODE REGISTER FIELD TABLE TO PROGRAM MODES
POWER UP SEQUENCE
1. Apply power and start clock. Must maintain CKE= "H", DQM= "H" and the other pins are NOP condition at the inputs.
2. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
3. Issue precharge commands for all banks of the devices.
4. Issue 2 or more auto-refresh commands.
5. Issue a mode register set command to initialize the mode register.
cf.) Sequence of 4 & 5 is regardless of the order.
The device is now ready for normal operation.
Note : 1. If A
Address
Function
SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.
A
A
0
0
1
1
0
1
8
9
2. RFU (Reserved for future use) should stay "0" during MRS cycle.
Write Burst Length
A
0
1
0
1
7
9
RFU
Test Mode
BA
is high during MRS cycle, "Burst Read Single Bit Write" function will be enabled.
Mode Register Set
Single Bit
Length
Burst
Reserved
Reserved
Reserved
A
Type
RFU
10
/AP
W.B.L
A
9
A
0
0
0
0
1
1
1
1
6
A
A
CAS Latency
0
0
1
1
0
0
1
1
8
5
TM
A
0
1
0
1
0
1
0
1
4
A
7
Reserved
Reserved
Reserved
Reserved
Reserved
Latency
2
3
-
A
6
CAS Latency
A
0
1
3
Burst Type
A
5
Sequential
Interleave
Full Page Length : x4 (1024), x8 (512), x16 (256)
Type
A
4
A
0
0
0
0
1
1
1
1
2
A
BT
3
A
0
0
1
1
0
0
1
1
1
CMOS SDRAM
A
Rev 1.1 Jan '03
A
Burst Length
0
1
0
1
0
1
0
1
0
2
Burst Length
Reserved
Reserved
Reserved
Full Page
BT = 0
1
2
4
8
A
1
Reserved
Reserved
Reserved
Reserved
BT = 1
1
2
4
8
A
0