k4s511632d-ul75 Samsung Semiconductor, Inc., k4s511632d-ul75 Datasheet - Page 13
![no-image](/images/no-image-200.jpg)
k4s511632d-ul75
Manufacturer Part Number
k4s511632d-ul75
Description
512mb D-die Sdram
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4S511632D-UL75.pdf
(16 pages)
SDRAM 512Mb D-die (x4, x8, x16)
Notes :
Notes :
16.0 AC Characteristics
CLK cycle time
CLK to valid
output delay
Output data
hold time
CLK high pulse width
CLK low pulse width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output
in Hi-Z
17.0 DQ Buffer Output Drive Characteristics
Output rise time
Output fall time
Output rise time
Output fall time
Parameter
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
1. Rise time specification based on 0pF + 50 Ω to V
2. Fall time specification based on 0pF + 50 Ω to V
3. Measured into 50pF only, use these values to characterize to.
4. All measurements done with respect to V
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Parameter
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
CAS latency=3
CAS latency=2
Symbol
trh
trh
tfh
tfh
Symbol
t
t
t
t
t
t
SAC
t
t
t
SHZ
SLZ
OH
CC
CH
CL
SS
SH
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Measure in linear
region : 1.2V ~ 1.8V
Condition
SS
.
DD
SS
, use these values to design to.
, use these values to design to.
Min
7.5
2.5
2.5
1.5
0.8
10
3
3
1
1.37
1.30
Min
2.8
2.0
75
Typ
3.9
2.9
(AC operating conditions unless otherwise noted)
Rev. 1.0 November. 2005
1000
Max
Max
4.37
5.4
5.4
3.8
5.6
5.0
6
6
CMOS SDRAM
Volts/ns
Volts/ns
Volts/ns
Volts/ns
Unit
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Notes
1,2
1,2
3
3
Note
1, 2
1
2
3
3
3
3
2