hcts109ms Intersil Corporation, hcts109ms Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hcts109ms
Manufacturer Part Number
hcts109ms
Description
Radiation Hardened Dual Jk Flip Flop
Manufacturer
Intersil Corporation
Datasheet
1.HCTS109MS.pdf
(9 pages)
AC Timing Diagrams
Pulse Width, Setup, Hold Timing Diagram Positive Edge Trigger
AC Load Circuit
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
VOH
VOL
VOH
VIH
VOL
VIL
INPUT
VIH
VIL
INPUT CP
VIH
VIL
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
TSU = SETUP TIME
TW = PULSE WIDTH
TH = HOLD TIME
TSU
VS
VS
TTLH
VS
TPLH
20%
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
VS
INPUT
TW
TW
80%
TH
OUTPUT
OUTPUT
TPHL
80%
DUT
CL = 50pF
RL = 500
CL
20%
HCTS109MS
TTHL
17
VCC
VIH
VS
VIL
GND
VCC
VIH
VS
VIL
GND
PARAMETER
PARAMETER
RL
TEST
POINT
AC VOLTAGE LEVELS
VOLTAGE LEVELS
HCTS
HCTS
4.50
3.00
1.30
4.50
3.00
1.30
0
0
0
0
Spec Number
UNITS
UNITS
V
V
V
V
V
V
V
V
V
V
518601