hcts74t Intersil Corporation, hcts74t Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/3/342/intersil_corporation_sml.jpg)
hcts74t
Manufacturer Part Number
hcts74t
Description
Radiation Hardened Dual-d Flip-flop With Set And Reset
Manufacturer
Intersil Corporation
Datasheet
1.HCTS74T.pdf
(3 pages)
Die Characteristics
DIE DIMENSIONS:
METALLIZATION:
SUBSTRATE POTENTIAL:
BACKSIDE FINISH:
Metallization Mask Layout
NOTE: The die diagram is a generic plot from a similar HCS device. It is intended to indicate approximate die size and bond pad location. The mask
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time with-
out notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
(2261 m x 2235 m x 533 m 51 m)
89 x 88 x 21mils 2mil
Type: Al Si
Thickness: 11k
Unbiased (Silicon on Sapphire)
Sapphire
All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
series for the HCTS74 is TA14438A.
Å
CP1 (3)
1k
Q1 (5)
Q1 (6)
S1 (4)
Å
NC
For information regarding Intersil Corporation and its products, see web site http://www.intersil.com
4-3
D1
(2)
GND
(7)
HCTS74T
HCTS74T
R1
(1)
Q2
(8)
PASSIVATION:
WORST CASE CURRENT DENSITY:
TRANSISTOR COUNT:
PROCESS:
Type: Silox (S
Thickness: 13k
< 2.0e5 A/cm
200
CMOS SOS
Q2
(9)
V
(14)
CC
2
i
O
Å
2
)
2.6k
Å
(13) R2
(12) D2
NC
(11) CP2
(10) S2