gvt71128b18 ETC-unknow, gvt71128b18 Datasheet
gvt71128b18
Related parts for gvt71128b18
gvt71128b18 Summary of contents
Page 1
... DQ9-DQ16 and DQP2. WEL# and WEH# can be active only with BWE# being LOW. GW# being LOW causes all bytes to be written. The GVT71128B18 operates from a +3.3V power supply. All inputs and outputs are TTL-compatible. The device is ideally suited for 486, Pentium systems and for systems that are benefited from a wide synchronous data bus ...
Page 2
... Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM UPPER BYTE WRITE D Q LOWER BYTE WRITE D Q ENABLE D Q Input Register Address Register CLR Binary Counter & Logic 2 PRELIMINARY GVT71128B18 DQ1-DQ16 DQP1 DQP2 Galvantech, Inc. reserves the right to change products or specifications without notice. ...
Page 3
... All synchronous inputs must meet setup and hold times around the clock’s rising edge. Chip Enable: This active LOW input is used to enable the device and to gate ADSP#. Chip Enable: This active LOW input is used to enable the device. 3 PRELIMINARY GVT71128B18 A10 80 NC ...
Page 4
... No Connect: These signals are not internally connected. Third Address Fourth Address (internal) (internal) A...A10 A...A11 A...A11 A...A10 A...A00 A...A01 A...A01 A...A00 Third Address Fourth Address (internal) (internal) A...A10 A...A11 A...A11 A...A00 A...A00 A...A01 A...A01 A...A10 4 PRELIMINARY GVT71128B18 Galvantech, Inc. reserves the right to change products or specifications without notice. ...
Page 5
... BWE# WEH# WEL PRELIMINARY GVT71128B18 ADV# WRITE# OE# CLK L-H High L-H High L-H High L-H High L-H High L L-H High-Z ...
Page 6
... IL I < VCC IL OUT VCC VCCQ SYM TYP or > Icc 200 SB2 SB3 I 60 SB4 ; VCC = MAX PRELIMINARY GVT71128B18 MIN MAX UNITS NOTES 2.0 VCC+0.3 V -0.3 0 2.4 V 0.8 V 3.135 3.6 V 2.375 3 -10 -11 UNITS NOTES 300 280 ...
Page 7
... CONDITIONS SYMBOL TQFP TYP Still air, soldered on 4. 1.125 inch 4-layer PCB JC OUTPUT LOW VOLTAGE m ax VOL (V) -105 -0.5 -105 0 -105 0.4 -83 0.8 -70 1.25 -30 1.6 -10 2.8 0 3.2 0 3.4 7 PRELIMINARY GVT71128B18 - MIN MAX MIN MAX UNITS 3 ...
Page 8
... See Figures 1 15. Capacitance derating applies to capacitance different from the load capacitance shown in Fig / increases with greater t KQHZ is less o C and 20ns cycle time. 8 PRELIMINARY GVT71128B18 1.5V Fig. 1 OUTPUT LOAD EQUIVALENT 3.3v 317 DQ 351 5 pF Fig. 2 OUTPUT LOAD EQUIVALENT ...
Page 9
... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 4, 1998 Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM READ TIMING OEQ t OELZ Q(A1) Q(A2) Q(A2+1) 9 PRELIMINARY GVT71128B18 t H Q(A2+2) Q(A2+3) Q(A2) Q(A2+1) BURST READ Galvantech, Inc. reserves the right to change products or specifications without notice. Q(A2+2) ...
Page 10
... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 4, 1998 Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM WRITE TIMING OEHZ D(A1) D(A2) D(A2+2) D(A2+2) BURST WRITE 10 PRELIMINARY GVT71128B18 D(A2+2) D(A2+3) D(A3) D(A3+1) BURST WRITE Galvantech, Inc. reserves the right to change products or specifications without notice. D(A3+2) ...
Page 11
... Note: CE# active in this timing diagram means that all chip enables CE#, CE2, and CE2# are active. March 4, 1998 Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM READ/WRITE TIMING Q(A2) D(A3) Q(A4) Single Write 11 PRELIMINARY GVT71128B18 A5 Q(A4+1) Q(A4+2) Q(A4+3) D(A5) D(A5+1) Burst Read Burst Write Galvantech, Inc. reserves the right to change products or specifications without notice. ...
Page 12
... GALVANTECH 100 Pin TQFP Package Dimensions # 1 1.40 + 0.05 1.60 Max Note: All dimensions in Millimeters March 4, 1998 Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM 16.00 + 0.10 14.00 + 0.10 0.65 Basic 12 PRELIMINARY GVT71128B18 0.30 + 0.08 0.60 + 0.15 Galvantech, Inc. reserves the right to change products or specifications without notice. ...
Page 13
... Galvantech Prefix Part Number March 4, 1998 Rev. 3/98 , INC. 128K X 18 SYNCHRONOUS BURST SRAM 13 PRELIMINARY GVT71128B18 Speed (8 = 8.0ns access/10ns cycle 9 = 8.5ns access/11ns cycle 10 = 10ns access/15ns cycle 11 = 11ns access/15ns cycle) Package (T = 100 PIN PQFP) Galvantech, Inc. reserves the right to change products or specifications without notice. ...