AD6402ARS AD [Analog Devices], AD6402ARS Datasheet

no-image

AD6402ARS

Manufacturer Part Number
AD6402ARS
Description
IF Transceiver Subsystem
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD6402ARS
Manufacturer:
ADI/亚德诺
Quantity:
20 000
a
GENERAL DESCRIPTION
The AD6402 is a complete transceiver subsystem for use in
high bit rate radio systems employing FM or FSK modulation.
It is optimized for use in time domain multiple access (TDMA)
systems with communications rates of approximately 1 MBPS.
The AD6402 integrates key functions, including VCOs and a
low drop-out voltage regulator. The AD6402 operates directly
from an unregulated battery supply of 3.1 V to 4.5 V and pro-
vides a regulated voltage output which can be used for VCO
supply regulation on a companion RF chip such as the AD6401.
The AD6402 transceiver consists of a mixer, integrated IF
bandpass filter, IF limiter with RSSI detection, VCO, PLL
demodulator and a low dropout voltage regulator. On receive, it
downconverts an IF signal in the 110 MHz range to a second
IF frequency, this frequency being determined by the demodu-
lator reference divide ratios. It then filters, amplifies, and de-
modulates this signal. The AD6402 provides a filtered baseband
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FEATURES
On-Chip Regulator
PLL Demodulator
On-Chip VCO
No Trims
Excellent Sensitivity
28-Lead SSOP Package
APPLICATIONS
DECT/PWT/WLAN
TDMA FM/FSK Systems
data output. On transmit, it accepts a Gaussian Frequency Shift
Keying (GFSK) baseband signal, low-pass filters the signal if
required using the on-chip op amp and modulates the IF VCO
by varying the bias voltage on an off-chip varactor diode used in
the tank circuit.
The AD6402 has multiple power-down modes to maximize
battery life. It operates over a temperature range of –25 C to
+85 C and is packaged in a JEDEC standard 28-lead small-
shrink outline (SSOP) surface-mount package.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
Fax: 617/326-8703
TXOUTB
TXOUT
VCO
IFIN
VREG VBATT SLREF
REGULATOR
VOLTAGE
IF Transceiver Subsystem
FUNCTIONAL BLOCK DIAGRAM
VCO
IF
LIMITER/FILTER
World Wide Web Site: http://www.analog.com
V
REF
AD6402
CONTROL
CTL1...3
MODE
DEMOD
© Analog Devices, Inc., 1997
PLL
OFFSET
MODOUT
COMP
DC
AD6402
1
2
RSSI
CFILT
DOUT
DFILP
PLLOUT
REFSEL
COFF
REFIN
FMMOD2
FMMOD1

Related parts for AD6402ARS

AD6402ARS Summary of contents

Page 1

FEATURES On-Chip Regulator PLL Demodulator On-Chip VCO No Trims Excellent Sensitivity 28-Lead SSOP Package APPLICATIONS DECT/PWT/WLAN TDMA FM/FSK Systems GENERAL DESCRIPTION The AD6402 is a complete transceiver subsystem for use in high bit rate radio systems employing FM or ...

Page 2

... MHz 4.7 MHz 6.0 MHz 150 150 LOAD = 30 pF LOAD = 300 LOAD = 30 pF LOAD = 30 pF LOAD Steady State = 100 nF LOAD at 2. –2– AD6402ARS Min Typ Max 20.736 –80 = 150 –85 – 1.2 1.55 –200 +200 200 0.2 V – ...

Page 3

... Thermal Characteristics: 28-lead SSOP package: = 109 C/W. JA ORDERING GUIDE Temperature Model Range AD6402ARS – +85 C AD6402ARS-REEL – +85 C Pin Mnemonic Function 1 TXOUTB Transmit IF VCO Buffer Inverting Output 2 MODOUT Frequency Modulator Filter Op Amp Output 3 ...

Page 4

AD6402 1.2k 47pF V TUNE 1nF SMV 4.7nF 1204-37 240 OVERVIEW The AD6402 forms the basis of a highly integrated RF trans- ceiver with the benefits of increased sensitivity and wide dy- namic range that a dual-conversion architecture provides. The ...

Page 5

PLL TL1 CTL2 CTL3 BIAS – – OFF The AD6402 has six operating modes: SLEEP, STANDBY, RXLOCK, RXDMOD, TRANSMIT ...

Page 6

AD6402 220 A/RAD LIMITER 500 VCO 34pF 1.4k Figure 3a. Demodulator Block Diagram (Lock Mode) Demodulator Operation The PLL itself uses two loops: one for rapid frequency acquisi- tion and a second for demodulation. The first, or frequency- acquisition loop, ...

Page 7

IFIN C69 100nH 1nF 150nH 150nH 5 B4535 C44 1nF C42 C41 R26 47pF 8pF 1.2k L11 V TUNE 39nH D3 D2 C25 C50 1nF SMV ...

Page 8

AD6402 EVALUATION BOARD An evaluation board is available for the AD6402. This board facilitates test and measurement of the subsystem. Parameters such as sensitivity, ACI, CCI, demodulator gain, demodulator offset, etc., can be quickly evaluated using this board. Contact J1 ...

Related keywords