cxd2434atq Sony Electronics, cxd2434atq Datasheet
cxd2434atq
Related parts for cxd2434atq
cxd2434atq Summary of contents
Page 1
... Timing Generator for Progressive Scan CCD Image Sensor Description The CXD2434ATQ developed to generate the timing pulses required by the Progressive Scan CCD image sensors as well as signal processing circuits. The CXD2434ATQ adds EFS operation when using the high-speed electronic shutter and other changes to the CXD2434TQ specifications. ...
Page 2
... TG PULSE GENERATOR 1 CXD2434ATQ —2— CXD2434ATQ STRB 5 REGISTER DCLK 7 DATA 8 SMD1 9 SMD2 DECODE COUNTER GATE 11 XSUB 28 TEST1 48 TEST2 41 RESET ...
Page 3
... Clamp pulse output. 32 XCPOB O Clamp pulse output. 33 PBLK O Blanking cleaning pulse output Line identification output. 35 WEN O Write enable output. 36 BUSY O Trigger mode flag output — GND 780 CLD O AD conversion pulse output. Description clock output. —3— CXD2434ATQ ...
Page 4
... OL4 OL V OH5 V OL5 —4— CXD2434ATQ 4. 5.25 V Topr= –20 to +75 °C = Min. Typ. Max. Unit 4.75 5.0 5. –0 0 –0 ...
Page 5
... RG fall time FRG t RG high level time WRG RH1 WH1 FH1 0. FH2 WH2 RH2 RRG WRG FRG Min —5— CXD2434ATQ Typ. Max. Unit ...
Page 6
... PD5 0.5V 0. PD7 0.5V 0. PD8 PD9 0. 0.5V DD 0.5V 0. PD11 —6— CXD2434ATQ 0. PD6 0. PD11 Min. Typ. Max. Unit 82 ns – – – – – – – ...
Page 7
... BUSY, WEN and ID delay, activated by the rising edge of CL PDCL2 XSG, PBLK, XCPDM and XCPOB delay, activated by the t PDCL3 rising edge SETUP t HOLD 0.5V DD Definition 0.5V 0. PDCL1 0.5V t PDCL2 0. PDCL3 0.5V DD Definition —7— CXD2434ATQ 0.5V DD Min. Typ. Max. Unit Min. Typ. Max. Unit ...
Page 8
... Reset by turning off the electronic shutter Reset is performed by setting the shutter mode to electronic shutter off and inputting VD. Note that in this case the TRIG, ESG and EFS pins should all be set high —8— CXD2434ATQ 35 T1 Detection timing for VD, TRIG, EFS and ESG ...
Page 9
... Hz power supply Mode Number of exposed lines (Note 1) Number of exposed frames (Note 2) (One horizontal scan period) + (Accumulation time for SDS t t SDD HDD —9— CXD2434ATQ — ...
Page 10
... —10— CXD2434ATQ Min. Max — — — — — DCLK DATA Exposure time 1/125 1/250 s ...
Page 11
... After high-speed external trigger mode is finished, the exposure time differs from that performed by the electronic shutter setting. This is because the start and finish of external trigger mode are not synchronized to VD input. Description of operation —11— CXD2434ATQ ...
Page 12
... OSCO pins) as well as the CL and CKO pins does not stop. The status of each output pin when STDBY is low is shown below. High : XSUB, XSG Low : RG, H1, H2, XV1, XV2, XV3, XSHP, XSHD, XRS, XCPOB, XCPDM, PBLK, ID, WEN, BUSY, CLD Not stopped : OSCO, CL, CKO n– —12— CXD2434ATQ n+1 n+1 ...
Page 13
... Readout operation or the number of H accumulated frames is counted. X Readout operation is performed. L Invalid TRIG X Prohibited H Prohibited L Readout operation (Note 4) Prohibited IC shifted to external trigger X mode (Note 3) Prohibited (Note 5) Prohibited Description of WEN operation —13— CXD2434ATQ VD input ESG EFS Invalid Discharge operation (Note 6) (Note 7) Prohibited ...
Page 14
... CXD2434ATQ ...
Page 15
... CXD2434ATQ ...
Page 16
... CXD2434ATQ ...
Page 17
... CXD2434ATQ ...
Page 18
... CXD2434ATQ ...
Page 19
... CXD2434ATQ ...
Page 20
... CXD2434ATQ ...
Page 21
... CXD2434ATQ ...
Page 22
... CXD2434ATQ ...
Page 23
... CXD2434ATQ ...
Page 24
... CXD2434ATQ ...
Page 25
... CXD2434ATQ ...
Page 26
... SONY CODE EIAJ CODE JEDEC CODE 48PIN TQFP (PLASTIC) 9.0 ± 0.4 7.0 ± 0 0.5 0.2 ± 0.1 0.08 M 0.1 ± 0.1 + 7° PACKAGE STRUCTURE PACKAGE MATERIAL LEAD TREATMENT TQFP-48P-L071 TQFP048-P-0707-AN LEAD MATERIAL PACKAGE WEIGHT —26— CXD2434ATQ 1.27 MAX 1.0 ± 0.1 0.1 A 0.125 ± 0.05 EPOXY RESIN SOLDER PLATING 42 ALLOY 0.2g ...