x24320 Intersil Corporation, x24320 Datasheet
x24320
Available stocks
Related parts for x24320
x24320 Summary of contents
Page 1
... Xicor, 1995, 1996 Patents Pending 7035-1.2 4/25/97 T0/C2/D0 SH X24320 2 PROM with Block Lock DESCRIPTION The X24320 is a CMOS Serial E organized The device features a serial inter- 2 PROM Array) face and software protocol allowing operation on a simple two wire bus. The bus operates at 400 KHz all the way down to 1 ...
Page 2
... X24320 * .197” SCL SDA * .244” 14-Lead TSSOP .200” X24320 SCL SDA .252” 7035 FM T01 7035 FM 02 ...
Page 3
... X24320 DEVICE OPERATION The device supports a bidirectional bus oriented protocol. The protocol defines any device that sends data onto the bus as a transmitter, and the receiving device as the receiver. The device controlling the transfer is a master and the device being controlled is the slave ...
Page 4
... X24320 Stop Condition All communications must be terminated by a stop condition, which is a LOW to HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the device into the standby power mode after a read sequence. A stop condition can only be issued after the transmitting device has released the bus. ...
Page 5
... DEVICE TYPE DEVICE IDENTIFIER SELECT SLAVE ADDRESS BYTE HIGH ORDER WORD ADDRESS A11 A10 X24320 WORD ADDRESS BYTE 1 LOW ORDER WORD ADDRESS WORD ADDRESS BYTE DATA BYTE 5 2 array is 128 pages by ...
Page 6
... X24320 WRITE OPERATIONS Byte Write For a write operation, the device requires the Slave Address Byte, the Word Address Byte 1, and the Word Address Byte 0, which gives the master access to any one of the words in the array. Upon receipt of the Word Address Byte 0, the device responds with an acknowl- edge, and waits for the fi ...
Page 7
... X24320 Acknowledge Polling The maximum write cycle time can be significantly reduced using Acknowledge Polling. To initiate Acknowledge Polling, the master issues a start condi- tion followed by the Slave Address Byte for a write or read operation. If the device is still busy with the internal write cycle, then no ACK will be returned. If the ...
Page 8
... X24320 Random Read Random read operation allows the master to access any memory location in the array. Prior to issuing the Slave Address Byte with the R/W bit set to one, the master must first perform a “Dummy” write operation. The master issues the start condition and the Slave ...
Page 9
... X24320 WRITE PROTECT REGISTER (WPR) Writing to the Write Protect Register The Write Protect Register can only be modified by performing a “Byte Write” operation directly to the address FFFFh as described below. The Data Byte must contain zeroes where indicated in the procedural descriptions below; otherwise the oper- ation will not be performed ...
Page 10
... X24320 reset, nor can RWEL and WEL be reset in one write operation. RWEL can be reset by writing 00000010 to FFFFh; but this is the same operation as in step 3 described below, and will result in programing BL0, BL1, and WPEN. Writing to the BL and WPEN Bits A 3 step sequence is required to change the nonvola- ...
Page 11
... X24320 Temperature under Bias X24320.......................................– +135 C Storage Temperature ........................– +150 C Voltage on any Pin with Respect to V .................................... –1V to +7V SS D.C. Output Current ..............................................5mA Lead Temperature (Soldering, 10 seconds) .............................. 300 C RECOMMENDED OPERATING CONDITIONS Temperature Min. Commercial 0 C Industrial –40 C D.C. OPERATING CHARACTERISTICS Symbol ...
Page 12
... X24320 A.C. CONDITIONS OF TEST Input Pulse Levels V CC Input Rise and Fall Times Input and Output Timing Levels A.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions, unless otherwise specified.) Read & Write Cycle Limits Symbol f SCL Clock Frequency SCL t Noise Suppression Time I Constant at SCL, SDA Inputs ...
Page 13
... The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal erase/write cycle. During the write cycle, the X24320 bus interface circuits are disabled, SDA is allowed to remain HIGH, and the device does not respond to its slave address. ...
Page 14
... X24320 PACKAGING INFORMATION 8-LEAD PLASTIC SMALL OUTLINE GULL WING PACKAGE TYPE S PIN 1 INDEX 0.010 (0.25) 0.020 (0.50) 0 – 8 0.016 (0.410) 0.037 (0.937) NOTE: ALL DIMENSIONS IN INCHES (IN P ARENTHESES IN MILLIMETERS) PIN 1 0.014 (0.35) 0.019 (0.49) 0.188 (4.78) 0.197 (5.00) (4X) 7 0.004 (0.19) 0.050 (1.27) 0.010 (0.25 0.0075 (0.19) 0.250" 0.010 (0.25) FOOTPRINT 14 0 ...
Page 15
... X24320 PACKAGING INFORMATION 0 – 8 See Detail “A” NOTE: ALL DIMENSIONS IN INCHES (IN P ARENTHESES IN MILLIMETERS) 14-LEAD PLASTIC, TSSOP, PACKAGE TYPE V .025 (.65) BSC .169 (4.3) .177 (4.5) .193 (4.9) .200 (5.1) .0075 (.19) .002 (.05) .0118 (.30) .006 (.15) .010 (.25) .019 (.50) .029 (.75) Detail A (20X) 15 .252 (6.4) BSC .047 (1.20) Gage Plane Seating Plane ...
Page 16
... X24320 PACKAGING INFORMATION 8-LEAD PLASTIC DUAL IN-LINE PACKAGE TYPE P HALF SHOULDER WIDTH ON ALL END PINS OPTIONAL 0.015 (0.38) MAX. TYP . 0.010 (0.25) NOTE: 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS) 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH 0.430 (10.92) 0.360 (9.14) PIN 1 INDEX PIN 1 0.300 (7.62) REF. SEATING PLANE 0.150 (3.81) ...
Page 17
... Temperature Range Blank = + – +85 C Package X24320 S8 = 8-Lead SOIC V14 = 14-Lead TSSOP P = 8-Lead PDIP X24320 X Blank = 8-Lead SOIC V = 14-Lead TSSOP P = 8-Lead PDIP X Blank = 4.5V to 5.5V + 4.5V to 5.5V, – + 2.5V to 5.5V + 2.5V to 5.5V, – + 1.8V to 3.6V + 1.8V to 3.6V, – ...